Electronic Components Datasheet Search
  English  ▼

X  

SCD1284 Datasheet(PDF) 123 Page - Intel Corporation

Part # SCD1284
Description  IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
PDF  176 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

SCD1284 Datasheet(HTML) 123 Page - Intel Corporation

Back Button SCD1284 Datasheet HTML 119Page - Intel Corporation SCD1284 Datasheet HTML 120Page - Intel Corporation SCD1284 Datasheet HTML 121Page - Intel Corporation SCD1284 Datasheet HTML 122Page - Intel Corporation SCD1284 Datasheet HTML 123Page - Intel Corporation SCD1284 Datasheet HTML 124Page - Intel Corporation SCD1284 Datasheet HTML 125Page - Intel Corporation SCD1284 Datasheet HTML 126Page - Intel Corporation SCD1284 Datasheet HTML 127Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 176 page
background image
IEEE 1284-Compatible Parallel Interface Controller — CD1284
Datasheet
123
7.4
Channel Registers — Parallel Pipeline
The following five Channel Option registers control many aspects of CD1284 serial channel
operation and enable special character processing features. COR4 and COR5 specifically enable
the UNIX line discipline character handling functions.
7.4.1
Channel Option Register 1
2
Transmitter Flow Off: This bit indicates that the CD1284 has been requested to stop transmission by the
remote (received in-band flow control character XOFF). The bit is cleared when the CD1284 requests to
restart transmission (receives an XON character); the channel is either enabled or disabled, or the channel is
reset.
1
Transmitter Flow On: This bit is set when the CD1284 requests to restart transmission (received an XON
character). It is reset when transmission begins, when the channel is either enabled or disabled, or when the
channel is reset.
0
Reserved: This bit returns ‘0’ when read.
Bit
Description
Register Name: COR1
Register Description: Channel Option Register 1
Access: Read/Write
8-Bit Hex Address: 08
Default Value: 00
Bit 7
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
Parity
ParM1
ParM0
Ignore
Stop1
Stop0
ChL1
ChL0
Bit
Description
7
Parity Type: This bit selects the type of parity that is generated and checked if parity is enabled. ‘1’ selects
odd parity and ‘0’ selects even parity.
6:5
Parity Mode 1 and Parity Mode 0: These bits define the parity operation for both the transmitter and
receiver. The encoding is:
ParM1
ParM0
Function
0
0
No parity.
0
1
Force parity (odd parity = force 1, even parity = force 0).
1
0
Normal parity.
1
1
Not used.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com