| Electronic Components Datasheet Search |
|
SCD1284 Datasheet(PDF) 128 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
SCD1284 Datasheet(HTML) 128 Page - Intel Corporation |
|
128 / 176 page ![]() CD1284 — IEEE 1284-Compatible Parallel Interface Controller 128 Datasheet 7.4.5 Channel Option Register 5 7.4.6 Local Interrupt Vector Register The LIVR is used only during hardware-activated service-acknowledge cycles. Host software loads desired information into the most-significant five bits; the least-significant three bits are not used. When the CD1284 is setting up a service request, it overlays the five most-significant bits of the LIVR into appropriate interrupt vector register (RIVR, TIVR, PIVR, and MIVR) and sets the least-significant three bits as required for the service request vector type. (See RIVR, TIVR, PIVR, and MIVR descriptions). Refer to Section 7.7.5 on page 138 for a more detailed description of this register. Register Name: COR5 Register Description: Channel Option Register 5 Access: Read/Write 8-Bit Hex Address: 1F Default Value: 00 Bit 7Bit 6Bit 5Bit 4Bit 3 Bit 2Bit 1 Bit 0 ISTRIP LNE CMOE 0 0 EBD ONLCR OCRNL Bit Description 7 ISTRIP: This bit enables stripping of the most-significant bit (bit 7) on all received characters. ‘1’ enables the function. 6 LNext Enable: When this bit is set, characters following an LNext character (as programmed by the LNC register) are not processed as a special character. 5 Character Matching on Error: If this bit is set, character matching occurs on both good and error characters. If the bit is cleared, matching occurs on good characters only. 4:3 These bits must always be ‘0’. 2 End of Break Detect: If this bit is set, the CD1284 after detecting and reporting a line-break condition, searches for the end of a break and reports it by an exception service request with the End of Break status in the RDSR (see RDSR description Section 7.2.4 on page 115). 1:0 Carriage Return (CR) and New Line (NL) Processing – Transmit: These two bits define any actions taken on characters in the transmit data stream. Register Name: LIVR Register Description: Local Interrupt Vector Access: Read/Write 8-Bit Hex Address: 18 Default Value: 00 Bit 7Bit 6 Bit 5 Bit 4Bit 3Bit 2Bit 1Bit 0 XXXXX IT2 IT1 IT0 ONLCR OCRNL Action 0 0 No action. 0 1 Transmit CR changed to NL. 1 0 Transmit NL changed to CRNL. 1 1 Transmit CR changed to NL; NL changed to CRNL. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |