Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

SCD1284 Datasheet(PDF) 148 Page - Intel Corporation

Part # SCD1284
Description  IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
PDF  176 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

SCD1284 Datasheet(HTML) 148 Page - Intel Corporation

Back Button SCD1284 Datasheet HTML 144Page - Intel Corporation SCD1284 Datasheet HTML 145Page - Intel Corporation SCD1284 Datasheet HTML 146Page - Intel Corporation SCD1284 Datasheet HTML 147Page - Intel Corporation SCD1284 Datasheet HTML 148Page - Intel Corporation SCD1284 Datasheet HTML 149Page - Intel Corporation SCD1284 Datasheet HTML 150Page - Intel Corporation SCD1284 Datasheet HTML 151Page - Intel Corporation SCD1284 Datasheet HTML 152Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 176 page
background image
CD1284 — IEEE 1284-Compatible Parallel Interface Controller
148
Datasheet
7.8.4
Manual Data Register
This read/write register can read the state of the PD[7:0] signals in any mode. If the ManMd bit
(PCR[7]) and the MMDir and ManOE bits (PCR[1:0]) are set, then the value written into this
register is driven onto the PD[7:0] signals.
7.8.5
Negotiation Enable Register
Each bit set along with EICR (PCR[6]) allows the CD1284 to engage in IEEE STD 1284
negotiations and move into the corresponding protocol. It is assumed that the peripheral host
software responds to a request for slave ID and is able to send an ID string in any supported
protocol. In response to an ID request, the CD1284 does not provide a method of storing and
automatically sending an ID string. Note that the EPP protocol does not have provision for slave ID
requests.
7.8.6
Negotiation Status Register
The results of negotiation attempts are stored in this register.
Register Name: MDR
Register Description: Manual Data
Access: Read/Write
8-Bit Hex Address: 21
Default Value: 00
Bit 7Bit 6Bit 5
Bit 4
Bit 3Bit 2Bit 1Bit 0
8-bit Binary Data
Register Name: NER
Register Description: Negotiation Enable
Access: Read/Write
8-Bit Hex Address: 28
Default Value: 00
Bit 7Bit 6Bit 5Bit 4Bit 3
Bit 2Bit 1
Bit 0
0
RID
0
EPP
RLE
ECP
RVB
RVN
Bit
Description
7
Reserved: This read-only bit is always ‘0’.
6
Request Slave ID
5
Reserved: This bit must always be ‘0’.
4
EPP Mode Enable
3
Run Length Encoding in ECP Mode Enable
2
ECP Mode Enable
1
Reverse Byte Mode Enable
0
Reverse Nibble Mode Enable
Register Name: NSR
Register Description: Negotiation Status
Access: Read/Write
8-Bit Hex Address: 29
Default Value: 00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
NegOK
NegFl
HostTO
ImedTerm
4-bit Negotiation Result Code



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com