Electronic Components Datasheet Search
  English  ▼

X  

56F8014 Datasheet(PDF) 59 Page - Freescale Semiconductor, Inc

Part # 56F8014
Description  16-bit Digital Signal Controllers
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

56F8014 Datasheet(HTML) 59 Page - Freescale Semiconductor, Inc

Back Button 56F8014 Datasheet HTML 55Page - Freescale Semiconductor, Inc 56F8014 Datasheet HTML 56Page - Freescale Semiconductor, Inc 56F8014 Datasheet HTML 57Page - Freescale Semiconductor, Inc 56F8014 Datasheet HTML 58Page - Freescale Semiconductor, Inc 56F8014 Datasheet HTML 59Page - Freescale Semiconductor, Inc 56F8014 Datasheet HTML 60Page - Freescale Semiconductor, Inc 56F8014 Datasheet HTML 61Page - Freescale Semiconductor, Inc 56F8014 Datasheet HTML 62Page - Freescale Semiconductor, Inc 56F8014 Datasheet HTML 63Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 124 page
background image
Register Descriptions
56F8014 Technical Data, Rev. 3
Freescale Semiconductor
59
Preliminary
5.6.15.1
IRQ Pending (PENDING)—Bits 45–33
This register combines with IRQP0 and IRQP1 to represent the pending IRQs for interrupt vector numbers
2 through 45.
•
0 = IRQ pending for this vector number
•
1 = No IRQ pending for this vector number
5.6.16
Interrupt Control Register (ICTRL)
Figure 5-18 Interrupt Control Register (ICTRL)
5.6.16.1
Interrupt (INT)—Bit 15
This read-only bit reflects the state of the interrupt to the 56800E core.
•
0 = No interrupt is being sent to the 56800E core
•
1 = An interrupt is being sent to the 56800E core
5.6.16.2
Interrupt Priority Level (IPIC)—Bits 14–13
These read-only bits reflect the state of the new interrupt priority level bits being presented to the 56800E
core. These bits indicate the priority level needed for a new IRQ to interrupt the current interrupt being
sent to the 56800E core. This field is only updated when the 56800E core jumps to a new interrupt service
routine.
Note:
Nested interrupts may cause this field to be updated before the original interrupt service routine can
read it.
•
00 = Required nested exception priority levels are 0, 1, 2, or 3
•
01 = Required nested exception priority levels are 1, 2, or 3
•
10 = Required nested exception priority levels are 2 or 3
•
11 = Required nested exception priority level is 3
$Base + $12
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Read
INT
IPIC
VAB
INT_
DIS
1
1
1
0
0
Write
RESET
00000000
00011100
Table 5-3 Interrupt Priority Encoding
IPIC_VALUE[1:0]
Current Interrupt
Priority Level
Required Nested
Exception Priority
00
No interrupt or SWILP
Priorities 0, 1, 2, 3
01
Priority 0
Priorities 1, 2, 3
10
Priority 1
Priorities 2, 3
11
Priority 2 or 3
Priority 3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com