Electronic Components Datasheet Search
  English  ▼

X  

56F8014 Datasheet(PDF) 9 Page - Freescale Semiconductor, Inc

Part # 56F8014
Description  16-bit Digital Signal Controllers
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

56F8014 Datasheet(HTML) 9 Page - Freescale Semiconductor, Inc

Back Button 56F8014 Datasheet HTML 5Page - Freescale Semiconductor, Inc 56F8014 Datasheet HTML 6Page - Freescale Semiconductor, Inc 56F8014 Datasheet HTML 7Page - Freescale Semiconductor, Inc 56F8014 Datasheet HTML 8Page - Freescale Semiconductor, Inc 56F8014 Datasheet HTML 9Page - Freescale Semiconductor, Inc 56F8014 Datasheet HTML 10Page - Freescale Semiconductor, Inc 56F8014 Datasheet HTML 11Page - Freescale Semiconductor, Inc 56F8014 Datasheet HTML 12Page - Freescale Semiconductor, Inc 56F8014 Datasheet HTML 13Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 124 page
background image
Architecture Block Diagram
56F8014 Technical Data, Rev. 3
Freescale Semiconductor
9
Preliminary
Figure 1-2 Peripheral Subsystem
Table 1-1 Bus Signal Names
Name
Function
Program Memory Interface
pab[20:0]
Program memory address bus. Data is returned on pdb_m bus.
pdb_m[15:0]
Program data bus for instruction word fetches or read operations.
cdbw[15:0]
Primary core data bus used for program memory writes. (Only these 16 bits of the cdbw[31:0] bus
are used for writes to program memory.)
Primary Data Memory Interface Bus
xab1[23:0]
Primary data address bus. Capable of addressing bytes1, words, and long data types. Data is written
on cdbw and returned on cdbr_m. Also used to access memory-mapped I/O.
1. Byte accesses can only occur in the bottom half of the memory address space. The Most Significant Bit (MSB) of the
address will be forced to 0.
cdbr_m[31:0]
Primary core data bus for memory reads. Addressed via xab1 bus.
cdbw[31:0]
Primary core data bus for memory writes. Addressed via xab1 bus.
Secondary Data Memory Interface
xab2[23:0]
Secondary data address bus used for the second of two simultaneous accesses. Capable of
addressing only words. Data is returned on xdb2_m.
xdb2_m[15:0]
Secondary data bus used for secondary data address bus xab2 in the dual memory reads.
IPBus
GPIO A
Interrupt
Controller
To/From IPBus Bridge
GPIO B
GPIO C
CLKGEN
(ROSC / PLL /
CLKIN)
POR & LVI
SIM
GPIO D
Low-Voltage Interrupt
System POR
COP Reset
RESET / GPIOA7
COP
GPIOAn
GPIOBn
GPIOCn
GPIODn
(Continues on Figure 1-3)
8
8
6
4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com