| Electronic Components Datasheet Search |
|
56F8014 Datasheet(PDF) 17 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
56F8014 Datasheet(HTML) 17 Page - Freescale Semiconductor, Inc |
|
17 / 124 page ![]() 56F8014 Signal Pins 56F8014 Technical Data, Rev. 3 Freescale Semiconductor 17 Preliminary GPIOB7 (TXD) (SCL2) 2 Input/ Output Input/ Output Input/ Output Input, pulled high internally Port B GPIO — This GPIO pin can be individually programmed as an input or output pin. Transmit Data — SCI transmit data output or transmit / receive in single wire opeation. Serial Clock — This pin serves as the I2C serial clock. After reset, the default state is GPIOB7. The peripheral functionality is controlled via the SIM. See Section 6.3.8. 2. This signal is also brought out on the GPIOB0 pin. RESET (GPIOA7) 16 Input Input/Open Drain Output Input, pulled high internally Reset — This input is a direct hardware reset on the processor. When RESET is asserted low, the chip is initialized and placed in the reset state. A Schmitt trigger input is used for noise immunity. The internal reset signal will be deasserted synchronous with the internal clocks after a fixed number of internal clocks. Port A GPIO — This GPIO pin can be individually programmed as an input or open drain output pin. Note that RESET functionality is disabled in this mode and the chip can only be reset via POR, COP reset, or software reset. After reset, the default state is RESET. GPIOB4 (T0) (CLKO) 19 Input/ Output Input/ Output Output Input, pulled high internally Port B GPIO — This GPIO pin can be individually programmed as an input or output pin. T0 — Timer, Channel 0 Clock Output — This is a buffered clock signal. Using the SIM_CLKO Select Register (SIM_CLKOSR), this pin can be programmed as any of the following: disabled (logic 0), CLK_MSTR (system clock), IPBus clock, or oscillator output. See Section 6.3.7. After reset, the default state is GPIOB4. The peripheral functionality is controlled via the SIM. See Section 6.3.8. Return to Table 2-2 Table 2-3 56F8014 Signal and Package Information for the 32-Pin LQFP (Continued) Signal Name LQFP Pin No. Type State During Reset Signal Description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |