56F8014 datasheet(8/124 Pages) FREESCALE

8 / 124 page

56F8014 Technical Data, Rev. 3

Freescale Semiconductor

Preliminary

Figure 1-1 System Bus Interfaces

Note:

Flash memories are encapsulated within the Flash Interface Unit (FIU). Flash control is accomplished

by the I/O to the FIU over the peripheral bus, while reads and writes are completed between the core

and the Flash memories.

Note:

The primary data RAM port is 32 bits wide. Other data ports are

16 bits.

56800E

Program

Flash

Data /

Program

RAM

IPBus

Bridge

Flash

Interface

Unit

CHIP

TAP

Controller

TAP

Linking

Module

primary data read port

secondary data read port

Program reads

can be done on

secondary port

of data memory

Program writes

can be done on

primary port of

data memory

NOTE: All Flash reads and writes are routed through

the Flash interface units, which encapsulate the Flash

memories. This is not shown for clarity’s sake.

JTAG / EOnCE

pdb_m[15:0]

pab[20:0]

xdb2_m[15:0]

xab2[23:0]

cdbw[31:0]

pdb_m[23:0]

cdbr_m[31:0]

IPBus

To Flash

Control Logic

External

JTAG Port

GPIO

56F8014 Datasheet(PDF) 8 Page - Freescale Semiconductor, Inc

56F8014 Datasheet(HTML) 8 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL