Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

NTP53X2 Datasheet(PDF) 99 Page - NXP Semiconductors

Part # NTP53X2
Description  NTAG 5 link - NFC Forum-compliant I2C bridge
PDF  133 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

NTP53X2 Datasheet(HTML) 99 Page - NXP Semiconductors

Back Button NTP53X2 Datasheet HTML 95Page - NXP Semiconductors NTP53X2 Datasheet HTML 96Page - NXP Semiconductors NTP53X2 Datasheet HTML 97Page - NXP Semiconductors NTP53X2 Datasheet HTML 98Page - NXP Semiconductors NTP53X2 Datasheet HTML 99Page - NXP Semiconductors NTP53X2 Datasheet HTML 100Page - NXP Semiconductors NTP53X2 Datasheet HTML 101Page - NXP Semiconductors NTP53X2 Datasheet HTML 102Page - NXP Semiconductors NTP53X2 Datasheet HTML 103Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 99 / 133 page
background image
NXP Semiconductors
NTP53x2
NTAG 5 link - NFC Forum-compliant I2C bridge
NTP53x2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2020. All rights reserved.
Product data sheet
Rev. 3.3 — 3 July 2020
COMPANY PUBLIC
544533
99 / 133
– Non-Addressed Mode
NTAG 5 link remains silent.
– Addressed or SELECTED Mode
NTAG 5 link responds with error code 0Fh (no information given, or error code not
supported).
8.3 Wired Interface
NTAG 5 link has not only an NFC interface, but also a wired interface. Details are
described in following clauses.
8.3.1 I2C interface
The definition of the I2C interface is according to the UM10204. The details of slave and
master mode are described in Section 8.3.1.1 and Section 8.3.1.2.
NOTE: I2C master mode is only available for NTP5332.
8.3.1.1 Slave mode
For details about I2C interface, refer to UM10204.
The I2C slave interface supports both standard (up to 100 kHz) and fast mode (up to
400 kHz) communication speeds for both read and write. Implementation will be a so-
called asynchronous interface which uses the SCL clock for the I2C protocol handling
after which the data is synchronized to the system clock for memory access. NTAG 5 link
can be used in multi-master/multi-slave applications.
SCL
SDA
SCL
1
2
3
7
8
9
1
2
3
7
8
9
ACK
MSB
ACK
MSB
Start
Condition
SDA
Input
SDA
Change
Stop
Condition
Stop
Condition
Start
Condition
SDA
SCL
SDA
001aao231
Figure 9. I2C bus protocol



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com