Electronic Components Datasheet Search
  English  ▼

X  

LTM8045 Datasheet(PDF) 26 Page - Analog Devices

Part # LTM8045
Description  EN55022B Compliant 40V, Dual 4A or Single 8A Step-Down or 50W Inverting 關Module Regulator
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTM8045 Datasheet(HTML) 26 Page - Analog Devices

Back Button LTM8045 Datasheet HTML 22Page - Analog Devices LTM8045 Datasheet HTML 23Page - Analog Devices LTM8045 Datasheet HTML 24Page - Analog Devices LTM8045 Datasheet HTML 25Page - Analog Devices LTM8045 Datasheet HTML 26Page - Analog Devices LTM8045 Datasheet HTML 27Page - Analog Devices LTM8045 Datasheet HTML 28Page - Analog Devices LTM8045 Datasheet HTML 29Page - Analog Devices LTM8045 Datasheet HTML 30Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 54 page
background image
LTM4655
26
Rev. 0
For more information www.analog.com
Several capacitors may be paralleled to meet the appli-
cation’s target size, height, and CDn RMS ripple current
rating. For lower input voltage applications, sufficient bulk
input capacitance is needed to counteract line sag and
transient effects during output load changes. The bulk
capacitor can be a switcher-rated aluminum electrolytic
capacitor or a Polymer capacitor. Suggested values for
CDn and CINHn are found in Table 11.
A final precaution regarding ceramic capacitors concerns
the maximum input voltage rating of the LTM4655’s VINn,
SVINn, and VDn pins. A ceramic input capacitor combined
with trace or cable inductance forms a high Q (under-
damped) tank circuit. If the LTM4655 circuit is plugged
into a live supply, the input voltage can ring to twice its
nominal value, possibly exceeding the device’s rating.
This situation is easily avoided; see the Hot Plugging
Safely section.
Output Capacitors, Positive-VOUT Operation
Output capacitors COUTHn and COUTLn are applied across
the LTM4655’s VOUTn+/VOUTn– power output pins.
Sufficient capacitance and low ESR are called for, to
meet the output voltage ripple, loop stability, and tran-
sient requirements. COUTLn can be a low ESR tantalum
or polymer capacitor. COUTHn is a ceramic capacitor. The
typical output capacitance is 22μF (type X5R material, or
better), if ceramic-only output capacitors are used.
Table 11 shows a matrix of suggested output capacitors
optimized for 2A transient step-loads applied at 2A/μs.
Additional output filtering may be required by the system
designer, if further reduction of output ripple or dynamic
transient spike is required. The LTpowerCAD design tool is
available for transient and stability analysis. Stability crite-
ria are considered in the Table 11 matrix, and LTpowerCAD
is available for stability analysis. Multiphase operation will
reduce effective output ripple as a function of the num-
ber of phases. Application Note 77 discusses this noise
reduction versus output ripple current cancellation, but
the output capacitance should be considered carefully as a
function of stability and transient response. LTpowerCAD
can be used to calculate the output ripple reduction as the
number of implemented phases increases by N times.
External loop compensation can be applied from COMPna
to SVOUTn–, if needed, for transient response optimization.
Forced Continuous Operation
Leave the CLKIN
n pin open circuit to command chan-
nel 
n of the LTM4655 for forced continuous operation.
In this mode, the control loop is allowed to command the
inductor peak current to approximately –1A, allowing for
significant negative average current. Clocking the CLKIN
n
pin at a frequency within ±40% of the target switching fre-
quency commanded by the fSETn pin synchronizes MTn’s
turn-on to the rising edge of the CLKIN
n pin.
Output Voltage Programming, Tracking and Soft-Start
The LTM4655 regulates its output voltage, VOUTn+ – VOUTn–,
according to the differential voltage present from ISET
na to
SVOUTn–. In most applications, the output voltage is set by
simply connecting a resistor, RISETn,fromISETnatoSVOUTn–,
according to Equation 7.
RISETn =
VOUTn+ − VOUTn−
50µA
(7)
Since the LTM4655 control loop servos its output voltage
according to the voltage between ISET
na and SVOUTn–:
placing a capacitor, CSSn, parallel to RISETn configures the
ramp-up rate of ISET
na and thus the output. In the time
domain, the output voltage ramp-up after the RUN
n pin is
toggled from low to high (t = 0s) is given by Equation 8.
VOUTn(t)+ VOUTn(t)− =IISETna •RISETn • 1–e
–
t
RISETn• CSSn
⎛
⎝
⎜
⎜
⎞
⎠
⎟
⎟
(8)
The soft-start time, tSS, is defined as the time it takes for
channel n’s output voltage to ramp from 0V to 90% of its
final value (Equation 9 or Equation 10)
tSSn = –RISETn •CSSn •In(1–0.9)
(9)
or
tSSn =2.3 •RISETn •CSSn
(10)
OPERATION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com