| Electronic Components Datasheet Search |
|
AD9699 Datasheet(PDF) 7 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9699 Datasheet(HTML) 7 Page - Analog Devices |
|
7 / 121 page ![]() Data Sheet AD9699 SPECIFICATIONS analog.com Rev. 0 | 7 of 121 DIGITAL SPECIFICATIONS AVDD1 = 0.975 V, AVDD1_SR = 0.975 V, AVDD2 = 1.9 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.9 V, SPIVDD = 1.9 V, specified maximum sampling rate, 1.54 V p-p full-scale differential input, AIN = −2.0 dBFS, L = 4, M = 1, F = 1, and −20°C ≤ TJ ≤ +100°C, unless otherwise noted. The TJ range of −20°C to +100°C translates to a TA range of −40°C to+85°C. Typical specifications represent performance at TJ = 40°C (TA = 25°C). Table 3. Parameter Min Typ Max Unit CLOCK INPUTS (CLK+, CLK−) Logic Compliance Low voltage differential signaling (LVDS)/low voltage positive emitter- coupled logic (LVPECL) Differential Input Voltage 300 800 1800 mV p-p Input Common-Mode Voltage 0.675 V Input Resistance (Differential) 106 Ω Input Capacitance 0.9 pF Differential Input Return Loss at 3 GHz1 −9.4 dB SYSTEM REFERENCE (SYSREF) INPUTS (SYSREF+, SYSREF−) Logic Compliance LVDS/LVPECL Differential Input Voltage 400 800 1800 mV p-p Input Common-Mode Voltage 0.675 2.0 V Input Resistance (Differential) 18 kΩ Input Capacitance (Differential) 1 pF LOGIC INPUTS (SDIO, SCLK, CSB, PDWN/STBY, FD/GPIO_A0, GPIO_B0, GPIO_A1, GPIO_B1) Logic Compliance CMOS Logic 1 Voltage 0.65 × SPIVDD V Logic 0 Voltage 0 0.35 × SPIVDD V Input Resistance 30 kΩ LOGIC OUTPUTS (SDIO, FD) Logic Compliance CMOS Logic 1 Voltage (Output High Current (IOH) = 4 mA) SPIVDD − 0.45V V Logic 0 Voltage (Output Low Current (IOL) = 4 mA) 0 0.45 V SYNCIN INPUT (SYNCINB+/SYNCINB−) Logic Compliance LVDS/LVPECL Differential Input Voltage 400 800 1800 mV p-p Input Common-Mode Voltage 0.675 2.0 V Input Resistance (Differential) 18 kΩ Input Capacitance 1 pF SYNCINB+ INPUT Logic Compliance CMOS Logic 1 Voltage 0.9 × DRVDD1 2 × DRVDD1 V Logic 0 Voltage 0.1 × DRVDD1 V Input Resistance 2.6 kΩ DIGITAL OUTPUTS (SERDOUTx±, x = 0 TO 7) Logic Compliance Source series terminated (SST) Differential Output Voltage 360 560 770 mV p-p Differential Termination Impedance 80 100 120 Ω 1 Reference impedance = 100 Ω. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |