| Electronic Components Datasheet Search |
|
AD4697 Datasheet(PDF) 53 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD4697 Datasheet(HTML) 53 Page - Analog Devices |
|
53 / 107 page ![]() Data Sheet AD4697/AD4698 DIGITAL INTERFACE analog.com Rev. 0 | 53 of 107 Serial Data Output Modes The AD4697/AD4698 digital interface allows clocking out ADC data on more than one serial data output, which reduces the number of SCK periods required to access the full ADC result and allows slower SCK frequencies. The three serial data output modes include single-SDO mode, dual-SDO mode, and quad-SDO mode. In single-SDO mode, the ADC results are only shifted out on SDO. In dual-SDO mode and quad-SDO mode, ADC results are shifted out on SDO and general-purpose pins in parallel. Table 19 shows the pins used for each serial data output signal for each serial data output mode. Table 21 and Table 22 show the formatting of the conversion results for all combinations of serial data output modes, status bits, and OSR options. The values of the blank cells in Table 21, Table 22, and Table 23 depend on the setting of SDO_STATE, as described in the Conversion Mode Timing Diagrams section. The serial data output modes only apply when the device is in conversion mode. In register configuration mode, register read data is always shifted out serially on SDO only. The SDO_MODE bit field in the setup register determines which serial data output mode is selected. Table 20 shows the values of SDO_MODE and the corresponding serial data output modes. Quad-SDO mode is only available in the WLCSP option of the AD4698. Table 19. Serial Data Output Mode Pin Assignments Mode Signal LFCSP Pins WLCSP Pins Single-SDO Mode SDO0 SDO SDO Dual-SDO Mode SDO1 BSY_ALT_GP0 GP1 SDO0 SDO SDO Quad-SDO Mode SDO3 Not applicable GP3 SDO2 Not applicable GP2 SDO1 Not applicable GP1 SDO0 Not applicable SDO Table 20. SDO_MODE Values vs. Serial Data Output Mode SDO_MODE LFCSP Mode WLCSP Mode 0x0 Single-SDO Single-SDO 0x1 Dual-SDO Dual-SDO 0x2 Single-SDO Quad-SDO 0x3 Single-SDO Single-SDO Table 21. Single-SDO Mode Data Output Format OSR Setting Status Bits Signal SCK Falling Edge Number 1 2 3 … 15 16 17 18 19 20 21 22 23 24 1 Disabled SDO0 D15 D14 D13 … D1 D0 4 Disabled SDO0 D16 D15 D14 … D2 D1 D0 16 Disabled SDO0 D17 D16 D15 … D3 D2 D1 D0 64 Disabled SDO0 D18 D17 D16 … D4 D3 D2 D1 D0 1 Enabled SDO0 D15 D14 D15 … D1 D0 0 0 0 OV_ALT INX, Bit 3 INX, Bit 2 INX, Bit 1 INX, Bit 0 4 Enabled SDO0 D16 D15 D16 … D2 D1 D0 0 0 OV_ALT INX, Bit 3 INX, Bit 2 INX, Bit 1 INX, Bit 0 16 Enabled SDO0 D17 D16 D17 … D3 D2 D1 D0 0 OV_ALT INX, Bit 3 INX, Bit 2 INX, Bit 1 INX, Bit 0 64 Enabled SDO0 D18 D17 D16 … D4 D3 D2 D1 D0 OV_ALT INX, Bit 3 INX, Bit 2 INX, Bit 1 INX, Bit 0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |