| Electronic Components Datasheet Search |
|
XGS Datasheet(PDF) 44 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
XGS Datasheet(HTML) 44 Page - ON Semiconductor |
|
44 / 53 page ![]() XGS Family www.onsemi.com 44 HISPI ELECTRICAL SPECIFICATION The XGS sensor from ON Semiconductor supports SLVS mode only. SLVS is typically meant only for short transmission line connections, with the advantage that SLVS drivers consume less power. Tables 26, 27 and 28 detail the physical layer electrical specifications, refer to the HiSPi Physical Layer Specification V2.00.00 (AND9509/D) for electrical definitions and timing information. Note that the VDD_SLVS supply in this datasheet corresponds to VDD_TX in the HiSPi Physical Layer Specification. Similarly, VDD_IO is equivalent to VDD_HiSPi as referenced in the specification. Table 4 in the HiSPi Physical Layer specification v2.00.00 (AND9509/D) document sets the maximum PHY−to−PHY skew to 2.1 UI. The XGS products adhere to this specification when looking at all HiSPi data and HiSPi clock lanes on the same side of the sensor. The maximum PHY−to−PHY skew between any odd clock lane and any odd data lane is 2.1 UI. The same holds for the skew between any even clock lane and any even data lane. However the maximum PHY−to−PHY skew between any odd clock lane and any even data lane, or between any even clock lane and any odd data lane, can be maximum 4 pixels. The maximum value for this depends on the mux mode that is used. In 4:4 mux mode, the maximum is 1 pixel. In 4:2 mux mode, the maximum is 2 pixels. And in 4:1 mux mode, the maximum is 4 pixels. Note that the HiSPi implementation in XGS is limited to the Packetized SP protocol only. Figure 55. HiSPi DC Parameters D_CLK_p / DAT A_p D_CLK_n / DAT A_n VOD VCM D_CLK_p D_CLK_n Table 26. HISPI DC SPECIFICATIONS (VDD_SLVS = 0.4 V) Symbol Parameter Min Typ Max Unit VDD_SLVS HiSPi Power Supply 0.35 0.4 0.45 V VOD Input Differential Voltage (RIN = 100 W) 0.4 * VDD_SLVS 0.5 * VDD_SLVS 0.6 * VDD_SLVS V VCM Input Common Mode Range (RIN = 100 W) 0.45 * VDD_SLVS 0.5 * VDD_SLVS 0.55 * VDD_SLVS V RIN Termination Resistor 100 W Output Impedance Output Impedance per Pin 35 50 70 W Table 27. DIFFERENTIAL DATA OUTPUT DC SPECIFICATIONS (VDD_SLVS = 1.2 V) Symbol Parameter Min Typ Max Unit VDD_SLVS HiSPi Power Supply 1.1 1.2 1.3 V VOD Input Differential Voltage (RIN = 100 W) 0.3 0.35 0.4 V VCM Input Common Mode Range (RIN = 100 W) 0.3 0.35 0.4 V RIN Termination Resistor 100 W Output Impedance Output Impedance per Pin 35 50 70 W |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |