Electronic Components Datasheet Search
  English  ▼

X  

XGS Datasheet(PDF) 20 Page - ON Semiconductor

Part # XGS
Description  XGS 12000, XGS 9400 and XGS 8000 Global Shutter CMOS Image Sensors
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

XGS Datasheet(HTML) 20 Page - ON Semiconductor

Back Button XGS Datasheet HTML 16Page - ON Semiconductor XGS Datasheet HTML 17Page - ON Semiconductor XGS Datasheet HTML 18Page - ON Semiconductor XGS Datasheet HTML 19Page - ON Semiconductor XGS Datasheet HTML 20Page - ON Semiconductor XGS Datasheet HTML 21Page - ON Semiconductor XGS Datasheet HTML 22Page - ON Semiconductor XGS Datasheet HTML 23Page - ON Semiconductor XGS Datasheet HTML 24Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 53 page
background image
XGS Family
www.onsemi.com
20
POWER−DOWN SEQUENCE
The recommended Power−Down sequence for the
XGS sensor is shown in Figure 13. The available power
supplies must have the separation specified below.
1. Disable CAPTURE if output is active by disabling
the sequencer (general_config0_reg[0] = 0).
2. Issue a sensor STANDBY request
(reset_register_reg[2] = 0). By default, the
transition to STANDBY state happens either after
completion of current row (or frame) readout or
instantly (configurable).
3. In STANDBY mode, activate reset by pulling
down the RESET_N line for at least 30
EXTCLKs.
4. EXTCLK can be stopped 0.5 ms after RESET_N.
5. Turn off power supplies one by one. Wait at least
until the supplies are stable before turning off the
next supply. (reverse order of Power−Up
Sequence).
Figure 13. Power−Down Sequence
EXTCLK (32.4 MHz)
Table 8. POWER−DOWN SEQUENCE
Symbol
Definition
Min
Typ
Max
Unit
t0
Hard Reset
30
EXTCLK
cycles
t1
Reset to Disable EXTCLK
0.5
ms
t2
VAA_RD / VAA_PIX_BST / VAA_PIX to VAA
0 (Note 6)
ms
t3
VDD_SLVS to VAA_RD / VAA_PIX_BST / VAA_PIX
0 (Note 6)
ms
t4
VAA_RD / VAA_PIX_BST / VAA_PIX to VAA
0 (Note 6)
ms
t5
VAA to VDD
0 (Note 6)
ms
t6
VDD to VDD_PLL
0 (Note 6)
ms
t7
VDD_PLL to VDD_IO
0 (Note 6)
ms
6. The minimum time does not include the settling time of the power supply.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com