Electronic Components Datasheet Search
  English  ▼

X  

VS1103 Datasheet(PDF) 17 Page - VLSI Solution Oy

Part # VS1103
Description  VS1103b - MIDI/ADPCM AUDIO CODEC
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  VLSI [VLSI Solution Oy]
Direct Link  https://www.vlsi.fi/
Logo VLSI - VLSI Solution Oy

VS1103 Datasheet(HTML) 17 Page - VLSI Solution Oy

Back Button VS1103 Datasheet HTML 13Page - VLSI Solution Oy VS1103 Datasheet HTML 14Page - VLSI Solution Oy VS1103 Datasheet HTML 15Page - VLSI Solution Oy VS1103 Datasheet HTML 16Page - VLSI Solution Oy VS1103 Datasheet HTML 17Page - VLSI Solution Oy VS1103 Datasheet HTML 18Page - VLSI Solution Oy VS1103 Datasheet HTML 19Page - VLSI Solution Oy VS1103 Datasheet HTML 20Page - VLSI Solution Oy VS1103 Datasheet HTML 21Page - VLSI Solution Oy Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 61 page
background image
VS1103b Datasheet
5
SPI BUSES
5.4.3
SDI in VS1001 Compatibility Mode
BSYNC
SDATA
DCLK
D7
D6
D5
D4
D3
D2
D1
D0
Figure 3: BSYNC Signal - one byte transfer.
When VS1103b is running in VS1001 compatibility mode, a BSYNC signal must be generated
to ensure correct bit-alignment of the input bitstream. The first DCLK sampling edge (rising or
falling, depending on selected polarity), during which the BSYNC is high, marks the first bit of
a byte (LSB, if LSB-first order is used, MSB, if MSB-first order is used). If BSYNC is ’1’ when
the last bit is received, the receiver stays active and next 8 bits are also received.
BSYNC
SDATA
DCLK
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
Figure 4: BSYNC Signal - two byte transfer.
5.4.4
Passive SDI Mode
If SM_NEWMODE is 0 and SM_SDISHARE is 1, the operation is otherwise like the VS1001
compatibility mode, but bits are only received while the BSYNC signal is ’1’. Rising edge of
BSYNC is still used for synchronization.
5.5
Serial Protocol for Serial Command Interface (SCI)
5.5.1
General
The serial bus protocol for the Serial Command Interface SCI (Chapter 6.5) consists of an
instruction byte, address byte and one 16-bit data word. Each read or write operation can read
or write a single register. Data bits are read at the rising edge, so the user should update data
at the falling edge. Bytes are always sent MSb first. XCS should be low for the full duration of
the operation, but you can have pauses between bits if needed.
The operation is specified by an 8-bit instruction opcode. The supported instructions are read
and write. See table below.
Instruction
Name
Opcode
Operation
READ
0b0000 0011
Read data
WRITE
0b0000 0010
Write data
Note: VS1103b sets DREQ low after each SCI operation. The duration depends on the opera-
tion. It is not allowed to finish a new SCI/SDI operation before DREQ is high again.
Version: 1.04, 2018-03-16
17



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com