Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 433 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 433 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 429Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 430Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 431Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 432Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 433Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 434Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 435Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 436Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 437Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 433 / 1302 page
background image
Memory Map/Register Definition
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
10-29
10.3.4.1 Performance Monitor Mask Register (Lower) (PMnMR0)
Figure 10-20 shows the PMnMR0 registers. Each register is paired with a PMnMR1 register.
Because each unreserved bit in the 64-bit pair (PMnMR0/1) specifies a different interrupt, only
one bit in each pair can be unmasked at a time. Unmasking more than one bit per pair is considered
a programming error and results in unpredictable behavior.
Figure 10-20. Performance Monitor Mask Registers (PMnMR0)
Table 10-25 describes the PMnMR0 fields.
07
8
11 12
15 16
19 20
31
R 0
0
000
000
IPI
TIMER
MSG
EXT
W
Reset
0000_0000_1111_1111_1111_1111_1111_1111
Offset
PM0MR0 0x4_1350, PM1MR0 0x4_1370, PM2MR0 0x4_1390, PM3MR0 0x4_13B0
Table 10-25. PMnMR0 Field Descriptions
Bits
Name
Description
0–7
—
Reserved
8–11
IPI
IPI interrupts 0–3
0 The corresponding interrupt source generates a performance monitor event when the interrupt occurs.
1 The corresponding interrupt does not generate a performance monitor event.
12–15
TIMER Timer interrupts 0–3
0 The corresponding interrupt source generates a performance monitor event when the interrupt occurs.
1 The corresponding interrupt does not generate a performance monitor event.
16–19
MSG
Message interrupts 0–3
0 The corresponding interrupt source generates a performance monitor event when the interrupt occurs.
1 The corresponding interrupt does not generate a performance monitor event.
20–31
EXT
External interrupts IRQ[0:11]
0 The corresponding interrupt source generates a performance monitor event when the interrupt occurs.
1 The corresponding interrupt does not generate a performance monitor event.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com