Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 443 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 443 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 439Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 440Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 441Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 442Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 443Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 444Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 445Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 446Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 447Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 443 / 1302 page
background image
Memory Map/Register Definition
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
10-39
Figure 10-31. Per-CPU Register Address Decoding in a Four-Core Device
10.3.7.1 Interprocessor Interrupt Dispatch Register (IPIDR0–IPIDR3)
There are four interprocessor interrupt dispatch registers (IPIDRs), one for each IPI channel, as
shown in Figure 10-32. Writing to an IPIDR with a bit set causes a self interrupt. Interprocessor
interrupts are of limited usefulness in a single-core device; however, this feature can serve as a
doorbell type interrupt because external bus masters can write to these registers.
0
30
31
R 0000000000000000000000000
000000
W
P0
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
IPIDR0 0x6_0040, IPIDR1 0x6_0050 IPIDR2 0x6_0060, IPIDR3 0x6_0070 (see Section 10.3.7, “Per-CPU Registers.”)
Figure 10-32. Interprocessor Interrupt Dispatch Registers (IPIDR0–IPIDR3)
Reg 3
Reg 2
Reg 1
Reg 0
ID3
ID2
ID1
ID0
Per-CPU Register
Normal Register
Uses Core ID
Processor
IACK Registers (one per core)
0x40
0x40
0x40
0x40
Address
Cores
Address Decode
Address Decode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com