MPC8540 datasheet(454/1302 Pages) FREESCALE

454 / 1302 page

MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1

10-50

Freescale Semiconductor

Programmable Interrupt Controller

10.5.1.2 Changing Interrupt Source Configuration

To change the vector, priority, polarity, sense or destination of an active (unmasked) interrupt

source, the following sequence should be performed:

1. Mask the source using the mask (MSK) bit in the vector/priority register.

2. Wait for the activity (A) bit for that source to be cleared.

3. Make the desired changes.

4. Unmask the source.

Internal Interrupts

L2 cache

e500 coherency model (ECM)

DDR DRAM

Local bus controller (LBC)

DMA channels 0–3

PCI/PCI-X

RapidIO inbound port write/ error interrupt

RapidIO doorbell inbound interrupt

RapidIO outbound message interrupt

RapidIO inbound message interrupt

TSEC 1/2 transmit interrupts

TSEC 1/2 receive interrupts

TSEC 1/2 receive/transmit error interrupts

Fast Ethernet controller (FEC)

DUART

I2C controller

Performance monitor interrupt

PIC

Global

Timer (4)

Inter-

Processor (4)

IRQ_OUT

IRQ[0:8]

DMA_DREQ3/IRQ9

DMA_DACK3/IRQ10

DMA_DDONE3/IRQ11

External

Interrupts

Global Utilities

cint

int

Wake up core/

interrupts

CKSTP_IN

CKSTP_OUT

HRESET

HRESET_REQ

SRESET

MCP

UDE

service interrupt

e500 Core

Timer

Facility

Watchdog

Timer

core_reset

PIR[P0]

PIC-defined

Messaging

(4)

MPC8540 Datasheet(PDF) 454 Page - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 454 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL