Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 464 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 464 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 460Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 461Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 462Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 463Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 464Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 465Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 466Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 467Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 468Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 464 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
11-10
Freescale Semiconductor
I2C Interface
11.3.1.6
Digital Filter Sampling Rate Register (I2CDFSRR)
The digital filter sampling rate register (I2CDFSRR) is shown in Figure 11-7.
Figure 11-7. I2C Digital Filter Sampling Rate Register (I2CDFSRR)
Table 11-9 shows the field descriptions for I2CDFSRR.
11.4 Functional Description
The I
2C unit always performs as a slave receiver as a default, unless explicitly programmed to be
a master or slave transmitter. After the boot sequencer has completed (when powered up in boot
sequencer mode), the I
2C interface will perform as a slave receiver.
11.4.1
Transaction Protocol
A standard I2C transfer consists of the following:
•
START condition
•
Slave target address transmission
•
Data transfer
•
STOP condition
Figure 11-8 shows the interaction of these four parts with the calling address, data byte, and new
calling address components of the I
2C protocol. The details of the protocol are described in the
following subsections.
01
2
7
R
DFSR
W
Reset
0001_0000
Offset
0x0_3014
Table 11-9. I2CDFSRR Field Descriptions
Bits Name
Description
0–1
—
Reserved
2–7 DFSR Digital filter sampling rate. To assist in filtering out signal noise, the sample rate is programmed. This field
is used to prescale the frequency at which the digital filter takes samples from the I2C bus. The resulting
sampling rate is calculated by dividing the platform (CCB clock) frequency by the non-zero value of
DFSR. If I2CDFSRR is set to zero, the I2C bus sample points default to the reset divisor 0x10.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com