Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 488 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 488 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 484Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 485Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 486Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 487Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 488Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 489Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 490Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 491Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 492Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 488 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
12-10
Freescale Semiconductor
DUART
12.3.1.5
Interrupt ID Registers (UIIR0, UIIR1)
The UIIRs indicate when an interrupt is pending from the corresponding UART and what type of
interrupt is active. They also indicate if the FIFOs are enabled.
The DUART prioritizes interrupts into four levels and records these in the corresponding UIIR.
The four levels of interrupt conditions in order of priority are:
1. Receiver line status
2. Received data ready/character time-out
3. Transmitter holding register empty
4. MODEM status
See Table 12-11 for more details.
When the UIIR is read, the associated DUART serial channel freezes all interrupts and indicates
the highest priority pending interrupt. While this read transaction is occurring, the associated
DUART serial channel records new interrupts, but does not change the contents of UIIR until the
read access is complete.
Figure 12-7 shows the bits in the UIIR.
Table 12-10 describes the fields of the UIIR.
012
3456
7
R
FE
—
IID3
IID2
IID1
IID0
W
Reset
0x01
Offset
0x0_4502, 0x0_4602
Figure 12-7. Interrupt ID Registers (UIIR)
Table 12-10. UIIR Field Definitions
Bits
Name
Description
0–1
FE
FIFOs enabled. Reflects the setting of UFCR[FEN]
2–3
—
Reserved
4
IID3
Interrupt ID bits identify the highest priority interrupt that is pending as indicated in Table 12-11. IID3 is
set along with IID2 only when a timeout interrupt is pending for FIFO mode.
5–6
IID2–1 Interrupt ID bits identify the highest priority interrupt that is pending as indicated in Table 12-11.
7
IID0
IID0 indicates when an interrupt is pending.
0 The UART has an active interrupt ready to be serviced.
1 No interrupt is pending.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com