Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 491 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 491 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 487Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 488Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 489Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 490Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 491Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 492Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 493Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 494Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 495Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 491 / 1302 page
background image
Memory Map/Register Definition
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
12-13
Figure 12-9 shows the bits in the ULCRs.
Table 12-13 describes the fields of the ULCRs.
012
3456
7
R
DLAB
SB
SP
EPS
PEN
NSTB
WLS
W
Reset
0x00
Offset
0x0_4503, 0x0_4603
Figure 12-9. Line Control Register (ULCR)
Table 12-13. ULCR Field Definitions
Bits Name
Description
0
DLAB Divisor latch access bit
0 Access to all registers except UDLB, UAFR, and UDMB
1 Ability to access divisor latch least and most significant byte registers and alternate function register
(UAFR)
1
SB
Set break
0 Send normal UTHR data onto the serial output (SOUT) signal
1 Force logic 0 to be on the SOUT signal. Data in the UTHR is not affected
2
SP
Stick parity
0 Stick parity is disabled.
1 If PEN = 1 and EPS = 1, space parity is selected. And if PEN = 1 and EPS = 0, mark parity is selected.
3
EPS
Even parity select. See Table 12-14 for more information.
0 If PEN = 1 and SP = 0, odd parity is selected.
1 If PEN = 1 and SP = 0, even parity is selected.
4
PEN
Parity enable
0 No parity generation and checking
1 Generate parity bit as a transmitter, and check parity as a receiver
5
NTSB Number of STOP bits
0 One STOP bit is generated in the transmitted data.
1 When a 5-bit data length is selected, 1 ½ STOP bits are generated. When either a 6-, 7-, or 8-bit word
length is selected, two STOP bits are generated.
6–7
WLS
Word length select. Number of bits that comprise the character length. The word length select values are
as follows:
00 5 bits
01 6 bits
10 7 bits
11 8 bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com