Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

MPC8540 Datasheet(PDF) 492 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 492 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 488Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 489Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 490Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 491Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 492Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 493Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 494Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 495Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 496Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 492 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
12-14
Freescale Semiconductor
DUART
12.3.1.8
MODEM Control Registers (UMCR0, UMCR1)
The UMCRs control the interface with the external peripheral device on the UART bus.
Figure 12-10 shows the bits in the UMCRs.
Table 12-15 describes the fields of UMCRs.
.
Table 12-14. Parity Selection Using ULCR[PEN], ULCR[SP], and ULCR[EPS]
PEN
SP
EPS
Parity Selected
000
No parity
001
No parity
010
No parity
011
No parity
1
0
0
Odd parity
1
0
1
Even parity
110
Mark parity
1
1
1
Space parity
0
2
3456
7
R
LOOP
RTS
W
Reset
0x00
Offset
0x0_4504, 0x0_4604
Figure 12-10. Modem Control Register (UMCR)
Table 12-15. UMCR Field Definitions
Bits
Name
Description
0–2
—
Reserved
3
LOOP Local loop-back mode
0 Normal operation
1 Functionally, the data written to UTHR can be read from URBR of the same UART, and UMCR[RTS]
is tied to UMSR[CTS].
4–5
—
Reserved
6
RTS
Ready to send
0 Negates corresponding UART_RTS output
1 Assert corresponding UART_RTS output. Informs external MODEM or peripheral that the UART is
ready for sending/receiving data
7—
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com