Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 527 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 527 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 523Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 524Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 525Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 526Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 527Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 528Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 529Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 530Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 531Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 527 / 1302 page
background image
Memory Map/Register Definition
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
13-23
Table 13-12 describes LSDMR fields.
Table 13-13. LSDMR Field Descriptions
Bits
Name
Description
0—
Reserved
1
RFEN
Refresh enable. Indicates that the SDRAM requires refresh services.
0 Refresh services are not required.
1 Refresh services are required.
2–4
OP
SDRAM operation. Selects the operation that occurs when the SDRAM device is accessed.
5–7
—
Reserved
8–10
BSMA
Bank select multiplexed address line. Selects which address pins serve as the 2-bit bank-select
address for SDRAM. Note that only 4-bank SDRAMs are supported.
000 LA12:LA13
001 LA13:LA14
010 LA14:LA15
011 LA15:LA16
100 LA16:LA17
101 LA17:LA18
110 LA18:LA19
111 LA19:LA20
11–13
—
Reserved
14–16
RFCR
Refresh recovery. Sets the refresh recovery interval in bus clock cycles. Defines the earliest timing
for an ACTIVATE or REFRESH command after a REFRESH command.
000 Reserved
001 3 clocks
010 4 clocks
011 5 clocks
100 6 clocks
101 7 clocks
110 8 clocks
111 16 clocks
17–19
PRETOACT Defines the earliest timing for ACTIVATE or REFRESH command after a PRECHARGE command
(number of bus clock cycle wait states).
000 8
001 1
010 2
011 3
100 4
101 5
110 6
111 7
Value
Meaning
Use
000
Normal operation
Normal operation
001
Auto refresh
Initialization
010
Self refresh
Power-down mode or debug
011
Mode Register write
Initialization
100
Precharge bank
Debug
101
Precharge all banks
Initialization
110
Activate bank
Debug
111
Read/write without valid data transfer Debug



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com