Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 528 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 528 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 524Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 525Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 526Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 527Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 528Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 529Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 530Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 531Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 532Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 528 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
13-24
Freescale Semiconductor
Local Bus Controller
13.3.1.8
UPM Refresh Timer (LURT)
The UPM refresh timer (LURT), shown in Figure 13-11, generates a refresh request for all valid
banks that selected a UPM machine and are refresh-enabled (MxMR[RFEN] = 1). Each time the
timer expires, a qualified bank generates a refresh request using the selected UPM. The qualified
banks rotate their requests.
20–22
ACTTORW Defines the earliest timing for READ/WRITE command after an ACTIVATE command (number of
bus clock cycle wait states).
000 8
001 Reserved
010 2
011 3
100 4
101 5
110 6
111 7
23
BL
Sets the burst length for SDRAM accesses.
0 SDRAM burst length is 4. Use this value if the device port size is16.
1 SDRAM burst length is 8. Use this value if the device port size is 32 or 8.
24–25
—
Reserved
26–27
WRC
Write recovery time. Defines the earliest timing for PRECHARGE command after the last data is
written to the SDRAM.
00 4
01 Reserved
10 2
11 3
28
—
Reserved
29
BUFCMD
Control line assertion timing. If external buffers are placed on the control lines going to both the
SDRAM and address lines, setting BUFCMD causes all SDRAM control lines except LCSn,
LCKE, LALE and LSDDQM[0:3] to be asserted for LCRR[BUFCMDC] cycles, instead of one.
0 Normal timing for the control lines
1 All control lines except LCSn are asserted for the number of cycles specified by
LCRR[BUFCMDC].
30–31
CL
CAS latency. Defines the timing for first read data after SDRAM samples a column address.
00 Extended CAS latency. According to LCRR[ECL]. See Table 13-22 on page 13-32.
01 1
10 2
11 3
07
8
31
R
LURT
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
0x0_50A0
Figure 13-11. UPM Refresh Timer (LURT)
Table 13-13. LSDMR Field Descriptions (continued)
Bits
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com