| Electronic Components Datasheet Search |
|
MPC8540 Datasheet(PDF) 532 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8540 Datasheet(HTML) 532 Page - Freescale Semiconductor, Inc |
|
532 / 1302 page ![]() MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1 13-28 Freescale Semiconductor Local Bus Controller 13.3.1.12 Transfer Error Interrupt Enable Register (LTEIR) The transfer error interrupt enable register (LTEIR), shown in Figure 13-15, is used to send or block error reporting through the LBC internal interrupt mechanism. Software should clear pending errors in LTESR before enabling interrupts. After an interrupt has occurred, clearing relevant LTESR error bits negates the interrupt. 2 PARD Parity error checking disabled. Note that uncorrectable read errors may cause the assertion of core_fault_in, which causes the core to generate a machine check interrupt, unless it is disabled (by clearing HID1[RFXE]). If RFXE is zero and this error occurs, PARD must be cleared and LTEIR[PARI] must be set to ensure that an interrupt is generated. For more information, see Section 6.10.2, “Hardware Implementation-Dependent Register 1 (HID1).” 0 Parity error checking is enabled. 1 Parity error checking is disabled. 3–4 — Reserved 5 WPD Write protect error checking disable 0 Write protect error checking is enabled. 1 Write protect error checking is disabled. 6–7 — Reserved 8 WARA Write-after-read atomic (WARA) error checking disable 0 WARA error checking is enabled. 1 WARA error checking is disabled. 9 RAWA Read-after-write atomic (RAWA) error checking disable 0 RAWA error checking is enabled. 1 RAWA error checking is disabled. 10–11 — Reserved 12 CSD Chip select error checking disable 0 Chip select error checking is enabled. 1 Chip select error checking is disabled. 13–31 — Reserved 0 1 2 3 4 5 6 7 8 9 10 11 12 13 31 R BMI PARI WPI WARA RAWA CSI W Reset 0000_0000_0000_0000_0000_0000_0000_0000 Offset 0x0_50B8 Figure 13-15. Transfer Error Interrupt Enable Register (LTEIR) Table 13-17. LTEDR Field Descriptions (continued) Bits Name Description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |