Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 536 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 536 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 532Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 533Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 534Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 535Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 536Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 537Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 538Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 539Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 540Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 536 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
13-32
Freescale Semiconductor
Local Bus Controller
13.3.1.16 Clock Ratio Register (LCRR)
The clock ratio register sets the system (CCB) clock to LBC bus frequency ratio. It also provides
configuration bits for extra delay cycles for address and control signals.
Table 13-22 describes LCRR fields.
16–23
BMT
Bus monitor timing. Defines the bus monitor time-out period. Clearing BMT (reset value) selects the
maximum count of 2048 bus clock cycles. For non-zero values of BMT, the number of LCLK clock
cycles to count down before a time-out error is generated is given by: bus cycles = BMT x 8.
Apart from BMT = 0x00, the minimum value of BMT is 5, corresponding with 40 bus cycles. Shorter
time-outs may result in spurious errors during SDRAM operation.
24–31
—
Reserved
0
1
2
3
4
5
6
7
8
1314
1516
27 28
31
R
DBYP
BUFCMDC
ECL
EADC
CLKDIV
W
Reset
1000_0000_0000_0000_0000_0000_0000_1000
Offset
0x0_50D4
Figure 13-19. Clock Ratio Register (LCRR)
Table 13-22. LCRR Field Descriptions
Bits
Name
Description
0
DBYP
DLL bypass. This bit should be set when using low bus clock frequencies if the DLL is unable to
lock. When in DLL bypass mode, incoming data is captured in the middle of the bus clock cycle.
0 The DLL is enabled.
1 The DLL is bypassed.
1—
Reserved
2–3
BUFCMDC Additional delay cycles for SDRAM control signals. Defines the number of cycles to be added for
each SDRAM command when LSDMR[BUFCMD] = 1.
00 4
01 1
10 2
11 3
4–5
—
Reserved
6–7
ECL
Extended CAS latency. Determines the extended CAS latency for SDRAM accesses when
LSDMR[CL] = 00.
00 4
01 5
10 6
11 7
8–13
—
Reserved
Table 13-21. LBCR Field Descriptions (continued)
Bits
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com