Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 598 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 598 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 594Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 595Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 596Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 597Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 598Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 599Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 600Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 601Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 602Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 598 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
13-94
Freescale Semiconductor
Local Bus Controller
Consider the following SDRAM organization:
•
The 32-bit port size is organized as 8 x 8 x 32 Mbit.
•
Each device has four internal banks, 13 row address lines, and 10 column address lines.
The logical address is partitioned as shown in Table 13-36.
The following parameters are extracted:
•
COLS = 011, 10 column lines
•
ROWS = 100, 13 row lines
During the address phase, the SDRAM address port is set as shown in Table 13-37.
Because the internal bank selects are multiplexed over LA[15:16], LSDMR[BSMA] must be set
to 011.
Table 13-38 shows the address port configuration during a READ/WRITE command.
Table 13-39 shows the register configuration for this example. PSRT and MPTPR are not shown
but should be programmed according to the device’s specific refresh requirements.
LAD18
A11
LAD17
A12
LAD16
BA0 (if LSDMR[BSMA] = 011)
LAD15
BA1 (if LSDMR[BSMA] = 011)
Table 13-36. Logical Address Bus Partitioning
A[0:4]
A[5:17]
A[18:19]
A[20:29]
A[30:31]
msb of start address
Row
Bank select
Column
lsb
Table 13-37. SDRAM Device Address Port during Address Phase
LA[0:14]
LA[15:16]
LA[17:29]
LA[30:31]
—
Internal bank select A[18:19]
Row A[5:17]
No-connect
Table 13-38. SDRAM Device Address Port during READ/WRITE Command
LA[0:14]
LA[15:16]
LA[17:18]
LA[19]
LA[20:29]
LA[30:31]
msb of start address
Internal bank select
Don’t care
AP
Column
No-connect
Table 13-35. LADn Signal Connections to 128-Mbyte SDRAM (continued)
LAD (latch address)
SDRAM Address Pin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com