Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 606 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 606 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 602Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 603Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 604Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 605Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 606Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 607Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 608Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 609Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 610Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 606 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
13-102
Freescale Semiconductor
Local Bus Controller
shows the connections. The UPM is used to generate control signals. The same interfacing is used
for pipelined and flow-through versions of ZBT SRAMs. However different UPM patterns must
be generated for those cases. Because ZBT SRAMs will mostly be used by performance-critical
applications, we assume here that, typically, the maximum width of the local bus of 32 bits will be
used.
ZBT SRAMs allow different configurations. For the local bus the burst order should be set to
linear burst order by tying the mode pin to GND; CKE should also be tied to ground.
ZBT SRAMs perform four-beat bursts. Because the LBC generates eight-beat transactions (for 32
bit ports) the UPM breaks down each burst into two consecutive four-beat bursts. The internal
address generator of the LBC generates the new A27 for the second burst.
Figure 13-79. Interface to ZBT SRAM
Because we use linear burst on the SRAM, the device will itself burst with the burst addresses of
[0:1:2:3]. The local bus always generates linear bursts and expects [0:1:2:3:4:5:6:7]. Therefore,
two consecutive linear bursts of the ZBT SRAM with A27 = 0 for the first burst and A27 = 1 for
the second burst give the desired burst pattern.
DP[2:3]
DATA[0:15]
DATA[16:31]
BW[0:1]
BW[2:3]
DP[0:1]
CE
1M
× 18
ADV/LD
WE
ZZ
BW[0:1]
MODE
CKE
CLK
SA[19:0]
ZBT
DQ[0:17]
OE
SRAM
CE
1M
× 18
ADV/LD
WE
ZZ
BW[0:1]
MODE
CKE
CLK
SA[19:0]
ZBT
DQ[0:17]
OE
SRAM
LBS[0:3]
LCSn
LGPL0
LGPL2
LAD[0:31]
LGPL1
Local Bus Interface
LALE
LDP[0:3]
LCLK
GPIO
LA[27:29]
Latch



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com