Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 651 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 651 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 647Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 648Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 649Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 650Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 651Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 652Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 653Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 654Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 655Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 651 / 1302 page
background image
Memory Map/Register Definition
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
14-25
Table 14-6 describes the fields of the EDIS register.
14.5.3.1.4 Ethernet Control Register (ECNTRL)
ECNTRL, shown in Figure 14-9, is used to reset, configure, and initialize the TSEC.
Table 14-7 describes the fields of the ECNTRL register.
Table 14-6. EDIS Field Descriptions
Bits
Name
Description
0–1
—
Reserved
2
BSYDIS
Busy disable
0 Allow TSEC to report IEVENT[BSY] status and halt buffer descriptor queue if BSY
condition occurs.
1 Do not set IEVENT[BSY] and do not halt buffer descriptor queue if BSY condition occurs.
3
EBERRDIS
Ethernet controller bus error disable
0 Allow TSEC to report IEVENT[EBERR] status and halt buffer descriptor queue if EBERR
condition occurs.
1 Do not set IEVENT[EBERR] and do not halt buffer descriptor queue if EBERR condition
occurs.
4–12
—
Reserved
13
LCDIS
Late collision disable
0 Allow TSEC to report IEVENT[LC] status, set the buffer descriptor LC field, and halt buffer
descriptor queue if LC condition occurs.
1 Do not set IEVENT[LC] nor the buffer Descriptor LC field, and do not halt buffer descriptor
queue if LC condition occurs.
14–31
—
Reserved
016
17
18
19
20
25
26
27
28
29
31
R 0 0 0 0 000 00 00 000 00 0
CLRCNT AUTOZ STEN
00 000 0 TBIM RPM
R100M
00 0
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
TSEC1:0x2_4020; TSEC2:0x2_5020
Figure 14-9. ECNTRL Register Definition
Table 14-7. ECNTRL Field Descriptions
Bits
Name
Description
0–16
—
Reserved
17
CLRCNT Clear all statistics counters
0 Allow MSTAT counters to continue to increment.
1 Reset all MSTAT counters.
This bit is self-resetting.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com