Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 680 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 680 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 676Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 677Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 678Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 679Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 680Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 681Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 682Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 683Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 684Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 680 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
14-54
Freescale Semiconductor
Three-Speed Ethernet Controllers
14.5.3.6.5 Maximum Frame Length Register (MAXFRM)
The MAXFRM register is written by the user. Figure 14-39 shows the MAXFRM register.
Table 14-37 describes the fields of the MAXFRM register.
14.5.3.6.6 MII Management Configuration Register (MIIMCFG)
The MIIMCFG register is written by the user. Figure 14-40 shows the MIIMCFG register.
20–25
—
Reserved
26–31 Collision Window This is a programmable field representing the slot time or collision window during which
collisions occur in properly configured networks. Because the collision window starts at the
beginning of transmission, the preamble and SFD are included. Its default of 0x37 (55d)
corresponds to the count of frame bytes at the end of the window.
015 16
31
R 0
0
0000
0000
0000
00
Maximum Frame
W
Reset
0000_0000_0000_0000_0000_0110_0000_0000
Offset
TSEC1:0x2_4510; TSEC2:0x2_5510
Figure 14-39. Maximum Frame Length Register Definition
Table 14-37. MAXFRM Field Descriptions
Bits
Name
Description
0–15
—
Reserved
16–31
Maximum
Frame
By default this field is set to 0x0600 (1536d). It sets the maximum frame size in both the
transmit and receive directions. (Refer to MACCFG2[Huge Frame].)
01
26
27
28 29
31
R
Reset
Mgmt
000 000 000 00 0 0 000 000 000 000 0
No
Pre
0Mgmt
Clock
Select
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
TSEC1:0x2_4520; TSEC2:0x2_5520
Figure 14-40. MII Management Configuration Register Definition
Table 14-36. HAFDUP Field Descriptions (continued)
Bits
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com