Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 681 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 681 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 677Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 678Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 679Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 680Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 681Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 682Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 683Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 684Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 685Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 681 / 1302 page
background image
Memory Map/Register Definition
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
14-55
Table 14-38 describes the fields of the MIIMCFG register.
14.5.3.6.7 MII Management Command Register (MIIMCOM)
The MIIMCOM register is written by the user. Figure 14-41 shows the MIIMCOM register.
Table 14-38. MIIMCFG Field Descriptions
Bits
Name
Description
0
Reset Mgmt Reset management. This bit is cleared by default.
0 Allow the MII Mgmt to perform management read/write cycles if requested.
1 Reset the MII Mgmt.
1–26
—
Reserved
27
No Pre
Preamble suppress. This bit is cleared by default.
0 The MII Mgmt performs management read/write cycles with 32 clocks of preamble.
1 The MII Mgmt suppresses preamble generation and reduces the management cycle from 64
clocks to 32 clocks. This is in accordance with IEEE 802.3/22.2.4.4.2.
28
—
Reserved
29–31
Mgmt Clock
Select
This field determines the clock frequency of the Mgmt Clock (EC_MDC). Its default value is 000.
The source clock frequency is equal to the core complex bus clock divided first by eight and then
futher divided by the following value:
000 Source clock divided by 4
001 Source clock divided by 4
010 Source clock divided by 6
011 Source clock divided by 8
100 Source clock divided by 10
101 Source clock divided by 14
110 Source clock divided by 20
111 Source clock divided by 28
0
29
30
31
R 0
000000 00000 0 00000000 00000000
0 Scan
Cycle
Read
Cycle
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
TSEC1:0x2_4524; TSEC2:0x2_5524
Figure 14-41. MIIMCOM Register Definition



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com