Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 796 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 796 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 792Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 793Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 794Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 795Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 796Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 797Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 798Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 799Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 800Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 796 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
15-18
Freescale Semiconductor
DMA Controller
15.3.2.5 Source Address Registers (SARn)
The source address registers, shown in Figure 15-10, contain the address from which the DMA
controller reads data. In direct mode, if MRn[CDSM/SWSM] and MRn[SRW] are set, a write to
this register simultaneously sets MRn[CS], starting a DMA transfer. Software must ensure that this
is a valid address.
Figure 15-10. Source Address Registers (SARn)
Table 15-9 describes the field of the SARn.
12–15
SREADTTYPE DMA source transaction type. Reserved values will result in a programming error being
detected and logged in SR[PE].
• Transaction type to run on RapidIO interface in ATMU bypass mode
0000–0001 Reserved
0010 I/O read home
0011 Reserved
0100 nread
0101–0110 Reserved
0111 maintenance read
1000–1111 Reserved
• Transaction type to run on local address space - used even in non-ATMU bypass mode
0000–0001 Reserved
0011 Reserved
0100 Read, don’t snoop local processor
0101 Read, snoop local processor
0111 Read, unlock L2 cache line
1000–1111 Reserved
16–21
—
Reserved
22–31
ESAD
Extended source address. ESAD[0–7] represent the target ID. ESAD[8–9] represent the two
high-order bits of the local device offset over the RapidIO interface.
Applicable only to RapidIO interface, while SATRn[SBPATMU] is set.
0
31
R
SAD
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
0x2_1114, 0x2_1194, 0x2_1214, 0x2_1294
Table 15-8. SATRn Field Descriptions (continued)
Bits
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com