Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 800 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 800 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 796Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 797Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 798Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 799Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 800Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 801Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 802Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 803Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 804Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 800 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
15-22
Freescale Semiconductor
DMA Controller
Table 15-12 describes the field of the DARn.
15.3.2.7.1 Destination Address Registers for RapidIO Maintenance Writes
(DARn)
If RapidIO is the destination of a transaction, the DARn registers are redefined as shown below.
Several options exist for the transaction type that can be specified. There are a number of
noncoherent write and flush types for address-based write transactions, and message types for
port-based write transactions.
Maintenance packets have an offset instead of an address. Figure 15-14 shows the DARn.
Figure 15-14. Destination Address Registers for RapidIO Maintenance Writes (DARn)
Table 15-13 describes the fields of the DARn.
Table 15-12. DARn Field Descriptions
Bits
Name
Description
0–31
DAD
Destination address. This register contains the destination address of the DMA transfer. The contents
are updated after every DMA write operation unless the final stride of a striding operation is less than
the stride size, in which case it remains equal to the address from which the last stride began.
07
8
29 30 31
R
HOP_COUNT
CONFIG_OFFSET
00
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
0x2_111C, 0x2_119C, 0x2_121C, 0x2_129C
Table 15-13. DARn Field Descriptions
Bits
Name
Description
0–7
HOP_COUNT
Maintenance packet hop count as defined by the RapidIO Interconnect Specification 1.2
8–29
CONFIG_OFFSET
Maintenance packet word offset as defined by the RapidIO Interconnect Specification 1.2
30–31
—
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com