Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 798 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 798 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 794Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 795Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 796Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 797Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 798Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 799Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 800Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 801Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 802Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 798 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
15-20
Freescale Semiconductor
DMA Controller
Figure 15-12. Destination Attributes Registers (DATRn)
Table 15-11 describes the fields of the DATRn.
01
2
3
4
5
6
7
8
11
12
15
R0
0
DBPATMU
0
DTFLOWLVL
DPCI_ORDER DSME
DTRANSINT
DWRITETTYPE
W
Reset
0000_0000_0000_0000
16
21
22
31
R0
0
0
0
0
0
EDAD
W
Reset
0000_0000_0000_0000
Offset
0x2_1118, 0x2_1198, 0x2_1218, 0x2_1298
Table 15-11. DATRn Field Descriptions
Bits
Name
Description
0–1
—
Reserved
2
DBPATMU
Bypass ATMU for this DMA operation
0 Route the operation through the ATMU outbound windows. DATRn[DWRITETTYPE]
should specify a local address space transaction type.
1 Bypass ATMU. Never generate an address match. Always use the attributes in the
destination attribute registers. Route the transaction to the interface specified in the
DATRn[DTRANSINT] field. Applicable only to RapidIO interface.
3—
Reserved
4–5
DTFLOWLVL
RapidIO transaction flow level
00 Lowest priority transaction flow
01 Next highest priority transaction flow
10 Highest priority transaction flow
11 Reserved
Applicable only to RapidIO interface, while DATRn[DBPATMU] is set.
6
DPCI_ORDER
Follow PCI transaction ordering rules on RapidIO (elevate write priority one level over reads).
Applicable only while DATRn[DBPATMU] is set.
7
DSME
Destination stride mode enable
0 Stride mode disabled.
1 Stride mode enabled.
Ignored in basic mode (MRn[XFE] is cleared). Striding on the destination address can be
accomplished by setting DSME and setting the desired stride size and distance in DSRn.
8–11
DTRANSINT
DMA destination transaction interface
0000–1011 Reserved
1100 RapidIO interface
1101–1111 Reserved
Applicable only while DATRn[DBPATMU] is set.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com