Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

MPC8540 Datasheet(PDF) 805 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 805 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 801Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 802Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 803Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 804Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 805Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 806Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 807Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 808Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 809Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 805 / 1302 page
background image
Memory Map/Register Definition
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
15-27
Figure 15-21. DMA General Status Register (DGSR)
Table 15-20 describes the fields of the DGSR.
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R TE0
0
CH0 PE0 EOLNI0 CB0 EOSI0 EOLSI0 TE1
0
CH1 PE1 EOLNI1 CB1 EOSI1 EOLSI1
W
Reset
0000_0000_0000_0000
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R TE2
0
CH2 PE2 EOLNI2 CB2 EOSI2 EOLSI2 TE3
0
CH3 PE3 EOLNI3 CB3 EOSI3 EOLSI3
W
Reset
0000_0000_0000_0000
Offset
0x2_1300
Table 15-20. DGSR Field Descriptions
Bits
Name
Description
0
TE0
Transfer error, Channel 0
0 Normal operation
1 An error condition occurred during the DMA transfer.
1—
Reserved
2
CH0
Channel halted, Channel 0
3
PE0
Programming error, Channel 0
4
EOLNI0
End-of-links interrupt, Channel 0
5
CB0
Channel busy, Channel 0
6
EOSI0
End-of-segment interrupt, Channel 0
7
EOLSI0
End-of-lists/direct interrupt, Channel 0
8
TE1
Transfer error, Channel 1
0 Normal operation
1 An error condition occurred during the DMA transfer.
9—
Reserved
10
CH1
Channel halted, Channel 1
11
PE1
Programming error, Channel 1
12
EOLNI1
End-of-links interrupt, Channel 1
13
CB1
Channel busy, Channel 1
14
EOSI1
End-of-segment interrupt, Channel 1
15
EOLSI1
End-of-lists/direct interrupt, Channel 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com