Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 958 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 958 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 954Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 955Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 956Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 957Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 958Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 959Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 960Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 961Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 962Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 958 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
17-34
Freescale Semiconductor
RapidIO Interface
17.3.2 Implementation Registers
Following are the RapidIO implementation registers. These are registers specific to this particular
RapidIO implementation and, therefore, do not appear in the Parallel RapidIO Interconnect
Specification.
17.3.2.1 General Registers
17.3.2.1.1 Configuration Register (CR)
The CR contains configuration information regarding the behavior of the RapidIO controller.
Figure 17-27 shows the CR.
5
IPE
Input port receive enable. Must equal the value of PCCSR[OPE] for the RapidIO controller to function
properly
0 Port is stopped and only enabled to receive maintenance requests packets. Other requests return
packet-not-accepted control symbols with ‘General error’ cause to force an error condition to be
signalled by the sending device
1 Port is enabled to issue any packets
6
IPD
Input port receivers disable
0 Input receiver and/or output driver are enabled
1 Both the input receivers and output drivers are disabled.
7—
Reserved
8
ECD
Error checking disable. Disables all RapidIO transmission error checking
0 Error checking and recovery is enabled.
1 Error checking and recovery is disabled. Device behavior while error checking is disabled and an
error condition occurs is undefined.
9–31
—
Reserved
0
30
31
R 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
AA
W
Reset
0000_0000_0000_0000_0000_0000_0000_0001
Offset
0xD_0000
Figure 17-27. Configuration Register (CR)
Table 17-30. PCCSR Field Descriptions (continued)
Bits
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com