Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 965 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 965 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 961Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 962Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 963Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 964Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 965Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 966Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 967Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 968Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 969Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 965 / 1302 page
background image
Memory Map/Register Definition
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
17-41
Figure 17-35. RapidIO Inbound Window Translation Address Registers 0–4
(RIWTARn)
Table 17-38 describes the fields of the RIWTARs.
17.3.2.2.5 RapidIO Inbound Window Base Address Registers 1–4
(RIWBARn)
RapidIO inbound window translation address registers (RIWBARs), shown in Figure 17-36,
select the base address for windows that are translated to an alternate system address space.
Addresses for inbound transactions are compared to these windows. If such a transaction does not
fall in the LCSBA1CSR window or one of these spaces, the transaction is forwarded through the
window 0 register set. Since window 0 is the default and default translation does not require a base
address register, RIWBAR0 is not implemented.
Figure 17-36. RapidIO Inbound Window Base Address Registers 1–4
(RIWBARn)
011 12
31
R 0
00
0000
0000
0
TRAD
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
0xD_0DE0, 0xD_0DC0, 0xD_0DA0, 0xD_0D80, 0xD_0D60
Table 17-38. RIWTARn Field Descriptions
Bits
Name
Description
0–11
—
Reserved
12–31
TRAD Translation address of inbound window. System address that represents the starting point of the
inbound translated address. The translation address must be aligned based on the size field. This
corresponds to bits 0–19 of the 32-bit address.
09
10
11
12
31
R 0
000
00
00
0
0
BEXAD
BADD
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
0xD_0DC8, 0xD_0DA8, 0xD_0D88, 0xD_0D68



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com