Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 989 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 989 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 985Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 986Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 987Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 988Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 989Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 990Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 991Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 992Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 993Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 989 / 1302 page
background image
Memory Map/Register Definition
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
17-65
Table 17-63 describes the fields of the PRTR.
17.3.3 RapidIO Message Unit Registers
This section describes RapidIO outbound and inbound message registers, doorbell registers and
port-write registers. Refer to Section 17.8, “RapidIO Message Unit,” for additional information
about how these registers affect the message unit.
17.3.3.1 RapidIO Outbound Message Registers
The registers in this section control RapidIO outbound messages. The following sections provide
descriptions of these registers. Additional information may be found in the Parallel RapidIO
Interconnect Specification.
17.3.3.1.1 Outbound Mode Register (OMR)
The outbound mode register (OMR) allows software to start a message operation and to control
various message operation characteristics. Figure 17-62 shows the OMR.
Figure 17-62. Outbound Mode Register (OMR)
Table 17-63. PRTR Field Descriptions
Bits
Name
Description
0–7
—
Reserved
8–15
RTT
Retry threshold trigger. These bits provide the threshold value for the number of consecutive ack
retries received for an outbound packet before reporting an error condition.
16–23
—
Reserved
24–31
RC
Retry counter. Maintains a count of the number of consecutive times the port has received an ack retry
for an outbound packet. An error is reported (PNFEDR[RTE] is set) if this value equals the value
contained in the retry threshold trigger field and if reporting is enabled (PNFEDiR[RTD] is cleared).
0
101112
15 16
19 20 21
22
23
24
25
26 27 28
29
30
31
R 0 000000000 0
DES_SEN
00 00
CIRQ_SIZ
00
QOIE QFIE
0
QEIE EIE
00
MUTM MUI MUS
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
0xD_1000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com