| Electronic Components Datasheet Search |
|
MPC8540 Datasheet(PDF) 1000 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8540 Datasheet(HTML) 1000 Page - Freescale Semiconductor, Inc |
|
1000 / 1302 page ![]() MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1 17-76 Freescale Semiconductor RapidIO Interface Table 17-74 describes the fields of the IFQDPAR. 17.3.3.2.4 Inbound Frame Queue Enqueue Pointer Address Register (IFQEPAR) The inbound frame queue enqueue pointer address register (IFQEPAR), shown in Figure 17-73, contains the address for the next message frame in memory to be added to the queue. Software must initialize this register to match the frame queue dequeue pointer address. When the mailbox controller receives a message, it writes the message data to the next location in the queue (indicated by the address in IFQEPAR) and then increments IFQEPAR to point to the next frame location in memory. This can result in the following: • If the enqueue and dequeue pointers match, the queue is now full and the mailbox controller does not accept more incoming messages, returning RETRY responses to the sending devices until the queue is no longer full. If IMR[QFIE] is set, then ISR[QFI] is set and an interrupt is generated. • If the enqueue and dequeue pointer were the same before the register was read, the queue has transitioned from empty to not empty. If IMR[MIQIE] is set, ISR[MIQI] is set and an interrupt is generated. Figure 17-73. Inbound Frame Queue Enqueue Pointer Address Registers (IFQEPAR) Table 17-75 describes the fields of the IFQEPAR. Table 17-74. IFQDPAR Field Descriptions Bits Name Description 0–28 FQDPA Frame queue dequeue pointer address. Contains the address of the first message in memory to process 29–31 — Reserved 0 28 29 31 R FQEPA 00 0 W Reset 0000_0000_0000_0000_0000_0000_0000_0000 Offset 0xD_1074 Table 17-75. IFQEPAR Field Descriptions Bits Name Description 0–28 FQEPA Frame queue enqueue pointer address. Contains the address of the next message frame to be added to the queue. 29–31 — Reserved |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |