Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 1054 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 1054 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 1050Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1051Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1052Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1053Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1054Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1055Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1056Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1057Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1058Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1054 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
18-6
Freescale Semiconductor
Global Utilities
18.4.1.3 POR I/O Impedance Status and Control Register (PORIMPSCR)
PORIMPSCR, shown in Figure 18-3,contains the current I/O driver impedances for local bus and
PCI interfaces.
The I/O impedance of local bus signals (including the local bus clock) is controlled through this
register. The I/O impedance of PCI signals is controlled by POR configuration pins (described in
Table 18-5. PORBMSR Field Descriptions
Bits
Name
Description
0
BCFG
CPU boot configuration
0 The CPU is prevented from booting until configuration by an external master is complete.
1 The CPU is allowed to start fetching boot code.
1–4
—
Reserved
5–7
ROM_LOC Location of boot ROM:
000 PCI/PCI-X
001 DDR SDRAM
011 RapidIO
101 Local bus GPCM: 8-bit
110 Local bus GPCM:16-bit
111 Local bus GPCM: 32-bit
8–9
—
Reserved
10–11
BSCFG
Boot sequencer configuration
00 Reserved
01 Boot sequencer enabled with normal I2C addressing
10 Boot sequencer enabled with extended I2C addressing
11 Boot sequencer disabled
12–13
—
Reserved
14–15
HA
Host/agent mode configuration. When the MPC8540 is an agent on an interface, it is prevented
from mastering transactions on that interface until the external host configures the interface
appropriately.
00 PCI and RapidIO agent mode
01 RapidIO agent mode
10 PCI/PCI-X agent mode
11 Host mode
16–31
—
Reserved
0
141516
24
25
26
27
28
29
30
31
R 0 00 000 0000 0000 0 PCI_Z 0 0 0 000 00 0
LALE_Z LADP_Z LA_CKE_Z LCS12_Z LWE_Z LGPL_Z LCLK_Z
W
Reset
0000_0000_0000_000n_0000_0000_0111_1111
Offset
0xE_0008
Figure 18-3. POR I/O Impedance Status and Control Register (PORIMPSCR)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com