Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 1055 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 1055 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 1051Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1052Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1053Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1054Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1055Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1056Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1057Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1058Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1059Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1055 / 1302 page
background image
Memory Map/Register Definition
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
18-7
Section 4.4.3.13, “PCI I/O Impedance.”) The MPC8540 Integrated Processor Hardware
Specifications provides exact I/O impedances.
Table 18-6 describes PORIMPSCR fields.
18.4.1.4 POR Device Status Register (PORDEVSR)
Shown in Figure 18-4, PORDEVSR reports other POR settings for I/O devices as described in
Section 4.4.3.7, “TSEC Width,” Section 4.4.3.8, “TSEC1 Protocol,” Section 4.4.3.9, “TSEC2
Protocol,” Section 4.4.3.16, “PCI-X Configuration,” Section 4.4.3.14, “PCI Arbiter
Configuration,” Section 4.4.3.12, “PCI Width Configuration,” Section 4.4.3.10, “RapidIO
Transmit Clock Source,” and Section 4.4.3.11, “RapidIO Device ID.”
Table 18-6. PORIMPSCR Field Descriptions
Bits
Name
Description
0–14
—
Reserved
15
PCI_Z
PCI/PCI-X I/O impedance
0 Low impedance
1 High impedance
16–24
—
Reserved
25
LALE_Z
I/O impedance for local bus address latch enable
0 Low impedance
1 High impedance
26
LADP_Z
I/O impedance for local bus address/data and data parity (LAD[0:31] and LDP[0:7])
0 Low impedance
1 High impedance
27
LA_CKE_Z
I/O impedance for local bus address and clock enable (LA[27:31] and LCKE)
0 Low impedance
1 High impedance
28
LCS12_Z
I/O impedance for two local bus chip selects (LCS[1] and LCS[2] only).
NOTE: Other chip selects use a fixed high I/O impedance
0 Low impedance
1 High impedance
29
LWE_Z
I/O impedance for local bus write enables (LWE[0:3])
0 Low impedance
1 High impedance
30
LGPL_Z
I/O impedance for local bus general-purpose lines (LGPL[0:5])
0 Low impedance
1 High impedance
31
LCLK_Z
I/O impedance for local bus clocks (LCLK[0:2])
0 Low impedance
1 High impedance



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com