Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 1117 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 1117 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 1113Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1114Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1115Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1116Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1117Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1118Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1119Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1120Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1121Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1117 / 1302 page
background image
Memory Map/Register Definition
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
20-11
20.3.1 Watchpoint Monitor Register Descriptions
The following sections describe the control registers for the watchpoint monitor facility.
20.3.1.1 Watchpoint Monitor Control Registers 0–1 (WMCR0, WMCR1)
The watchpoint monitor control registers (WMCR0, WMCR1) shown in Figure 20-2 and
Figure 20-3 control the specification of watchpoint monitor events.
0xE_204C
TBAR—Trace buffer address register
R/W
0x0000_0000
20.3.2.2/20-19
0xE_2054
TBAMR—Trace buffer address mask register
R/W
0x0000_0000
20.3.2.3/20-19
0xE_2058
TBTMR—Trace buffer transaction mask register
R/W
0x0000_0000
20.3.2.4/20-20
0xE_205C
TBSR—Trace buffer status register
R/W
0x0000_0000
20.3.2.5/20-21
0xE_2060
TBACR—Trace buffer access control register
R/W
0x0000_0000
20.3.2.6/20-22
0xE_2064
TBADHR—Trace buffer access data high register
R/W
0x0000_0000
20.3.2.7/20-22
0xE_2068
TBADR—Trace buffer access data register
R/W
0x0000_0000
20.3.2.8/20-23
Context ID Registers
0xE_20A0
PCIDR—Programmed context ID register
R/W
0x0000_0000
20.3.3.1/20-24
0xE_20A4
CCIDR—Current context ID register
R/W
0x0000_0000
20.3.3.2/20-24
Other Registers
0xE_20B0
TOSR—Trigger output source register
R/W
0x0000_0000
20.3.4.1/20-25
0
1
2
3
4
5
6
7
20 21
23 24
31
R
EN AMD TMD ECEN NECEN SIDEN TIDEN
0 0 0 0 0 0 0 0 0 0 0 0 0 0
STRT
0 0 0 0 0 0 0 0
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
0xE_2000
Figure 20-2. Watchpoint Monitor Control Register 0 (WMCR0)
Table 20-6. Debug and Watchpoint Monitor Memory Map (continued)
Local
Memory
Offset
Register
Acces
s
Reset
Section/Page



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com