Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 1160 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 1160 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 1156Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1157Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1158Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1159Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1160Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1161Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1162Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1163Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 1164Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1160 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
21-20
Freescale Semiconductor
10/100 Fast Ethernet Controller
Table 21-8 describes the fields of the PTV register.
21.5.3.1.6 DMA Control Register (DMACTRL)
DMACTRL is writable by the user to configure the DMA block. Figure 21-10 describes the
definition for the DMACTRL register.
Table 21-9 describes the fields of the DMACTRL register.
Table 21-8. PTV Field Descriptions
Bits
Name
Description
0–15
PTE
Extended pause control. This field allows software to add a 16-bit additional control parameter into the
pause frame to be sent when TCTRL[TFC_PAUSE] is set. Note that current IEEE 802.3 pause frame
format requires this parameter to be set to 0.
16–31
PT
Pause time value. Represents the 16-bit pause quanta (that is, 512 bit times). This pause value is used
as part of the pause frame to be sent when TCTRL[TFC_PAUSE] is set. See Section 21.6.2.6, “Flow
Control,” for more information.
023
24
25
26
27
28
29
30
31
R0 0000000000000 000000000 0
TDSEN TBDSEN
0
GRS GTS
0
WWR WOP
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
0x2_602C
Figure 21-10. DMACTRL Register Definition
Table 21-9. DMACTRL Field Descriptions
Bits
Name
Description
0–23
—
Reserved
24
TDSEN
Tx data snoop enable
0 Disables snooping of all transmit frames from memory.
1 Enables snooping of all transmit frames from memory.
25
TBDSEN
TxBD snoop enable
0 Disables snooping of all transmit BD memory accesses.
1 Enables snooping of all transmit BD memory accesses.
26
—
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com