Electronic Components Datasheet Search
  English  ▼

X  

DSP56300FM/AD Datasheet(PDF) 25 Page - NXP Semiconductors

Part # DSP56300FM/AD
Description  24-Bit Digital Signal Processor
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

DSP56300FM/AD Datasheet(HTML) 25 Page - NXP Semiconductors

Back Button DSP56300FM/AD Datasheet HTML 21Page - NXP Semiconductors DSP56300FM/AD Datasheet HTML 22Page - NXP Semiconductors DSP56300FM/AD Datasheet HTML 23Page - NXP Semiconductors DSP56300FM/AD Datasheet HTML 24Page - NXP Semiconductors DSP56300FM/AD Datasheet HTML 25Page - NXP Semiconductors DSP56300FM/AD Datasheet HTML 26Page - NXP Semiconductors DSP56300FM/AD Datasheet HTML 27Page - NXP Semiconductors DSP56300FM/AD Datasheet HTML 28Page - NXP Semiconductors DSP56300FM/AD Datasheet HTML 29Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 120 page
background image
1-19
Enhanced Synchronous Serial Interface 0 (ESSI0)
SCK0
PC3
Input/Output
Input or
Output
Input
Serial Clock
Provides the serial bit rate clock for the ESSI interface for both
the transmitter and receiver in Synchronous modes, or the
transmitter only in Asynchronous modes.
Although an external serial clock can be independent of and
asynchronous to the DSP system clock, it must exceed the
minimum clock cycle time of 6 T (that is, the system clock
frequency must be at least three times the external ESSI clock
frequency). The ESSI needs at least three DSP phases inside
each half of the serial clock.
Port C 3
The default configuration following reset is GPIO. For PC3,
signal direction is controlled through PRR0. The signal can be
configured as an ESSI signal SCK0 through PCR0.
This input is 5 V tolerant.
SRD0
PC4
Input/Output
Input or
Output
Input
Serial Receive Data
Receives serial data and transfers the data to the ESSI receive
shift register. SRD0 is an input when data is being received.
Port C 4
The default configuration following reset is GPIO. For PC4,
signal direction is controlled through PRR0. The signal can be
configured as an ESSI signal SRD0 through PCR0.
This input is 5 V tolerant.
STD0
PC5
Input/Output
Input or
Output
Input
Serial Transmit Data
Transmits data from the serial transmit shift register. STD0 is an
output when data is being transmitted.
Port C 5
The default configuration following reset is GPIO. For PC5,
signal direction is controlled through PRR0. The signal can be
configured as an ESSI signal STD0 through PCR0.
This input is 5 V tolerant.
Table 1-12. Enhanced Synchronous Serial Interface 0 (ESSI0) (Continued)
Signal
Name
Type
State
During
Reset
Signal Description
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com