Electronic Components Datasheet Search
  English  ▼

X  

DSP56300FM/AD Datasheet(PDF) 10 Page - NXP Semiconductors

Part # DSP56300FM/AD
Description  24-Bit Digital Signal Processor
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

DSP56300FM/AD Datasheet(HTML) 10 Page - NXP Semiconductors

Back Button DSP56300FM/AD Datasheet HTML 6Page - NXP Semiconductors DSP56300FM/AD Datasheet HTML 7Page - NXP Semiconductors DSP56300FM/AD Datasheet HTML 8Page - NXP Semiconductors DSP56300FM/AD Datasheet HTML 9Page - NXP Semiconductors DSP56300FM/AD Datasheet HTML 10Page - NXP Semiconductors DSP56300FM/AD Datasheet HTML 11Page - NXP Semiconductors DSP56300FM/AD Datasheet HTML 12Page - NXP Semiconductors DSP56300FM/AD Datasheet HTML 13Page - NXP Semiconductors DSP56300FM/AD Datasheet HTML 14Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 120 page
background image
1-4
Power
1.2 Power
1.3 Ground
1.4 Clock
Table 1-2. Power Inputs
Power
Name
Description
VCCP
PLL Power
Isolated power for the Phase Lock Loop (PLL). The voltage should be well-regulated and the input
should be provided with an extremely low impedance path to the VCC power rail.
VCC
Quiet Power
Isolated power for the internal processing logic. This input is tied externally to all other chip power
inputs except VCCP. The user must provide adequate external decoupling capacitors.
Table 1-3. Grounds
Ground
Name
Description
GNDP
PLL Ground
Ground dedicated for PLL use. The connection should be provided with an extremely
low-impedance path to ground. VCCP should be bypassed to GNDP by a 0.47 µF capacitor located
as close as possible to the chip package.
GNDP1
PLL Ground 1
Ground dedicated for PLL use. The connection should be provided with an extremely
low-impedance path to ground.
GND
Quiet Ground
Isolated ground for the internal processing logic. This connection is tied internally to all other chip
ground connections, except GNDP and GNDP1. The user must provide adequate external
decoupling capacitors.
Table 1-4. Clock Signals
Signal
Name
Type
State
During
Reset
Signal Description
EXTAL
Input
Input
External Clock/Crystal Input
Interfaces the internal crystal oscillator input to an external
crystal or an external clock.
XTAL
Output
Chip-driven
Crystal Output
Connects the internal crystal oscillator output to an external
crystal. If an external clock is used, leave XTAL unconnected.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com