| Electronic Components Datasheet Search |
|
HCS12 Datasheet(PDF) 71 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HCS12 Datasheet(HTML) 71 Page - NXP Semiconductors |
|
71 / 126 page ![]() Device User Guide — 9S12KT256DGV1/D V01.09 71 Freescale Semiconductor Section 3 System Clock Description The Clock and Reset Generator provides the internal clock signals for the core and all peripheral modules. Figure 3-1 shows the clock connections from the CRG to all modules. Consult the CRG Block Guide for details on clock generation. Figure 3-1 Clock Connections CRG Bus Clock Core Clock EXTAL XTAL Oscillator Clock HCS12 CORE Flash BDM OSC CPU MEBI MMC INT DBG IIC RAM SCI0, SCI1 PWM ATD EEPROM TIM SPI0, SPI1, SPI2 CAN0, CAN1, CAN4 PIM |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |