 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TW2866C Datasheet(PDF) 30 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
TW2866C Datasheet(HTML) 30 Page - Renesas Technology Corp |
|
|
30 / 143 page  TW2866C FN8253 Rev. 0.00 Page 30 of 143 February 3, 2012 Video Encoder The TW2866 has built-in NTSC/PAL video encoder to support the analog video output. It converts the standard digital ITU-R BT.656 data stream into analog composite or Y/C video output through two 10 bit video DACs. The digital video data is first gain adjusted according the format selected. The luminance signal is band-limited to 6MHz before interpolated to 27MHz sampling rate. The chrominance is also band- limited to selected bandwidth before modulated with the internal generated sub-carrier and interpolated to 27MHz sampling rate. These signals are finally combined with sync information before sending out to DAC. The encoder can operate in either master or slave clock mode. In the master mode, the clock comes from the internal generated 27MHz clock. The NTSC output can be selected to include a 7.5 IRE pedestal. The luminance, chrominance, sync and burst amplitude can be adjusted independently. It also has built-in color bar pattern generator for video adjustment. The block diagram is shown Figure 19. ED[7:0] DAC_PD_ YX VYOUT VCOUT VDA_PDC 656 DEC CVBS Luma Chroma Y/C Separation + FSC Generation X DAC DAC VDA_PDY CVBS_YSEL Cb/Cr Y CVBS_CSEL 2X1 MUX 2X1 MUX FIGURE 19. ENCODER BLOCK DIAGRAM OUTPUT STANDARD SELECTION The TW2866 supports various video standard outputs via the HZ50 and FSCSEL, PHALT, PED registers as described in Table 6. TABLE 6. ANALOG OUTPUT VIDEO STANDARDS Format Specification Register Line/Fv (Hz) Fh (KHz) Fsc (MHz) HZ50 FSCSEL PHALT PED NTSC-M 525/59.94 15.734 3.579545 0 0 0 1 NTSC-J 0 NTSC-4.43 525/59.94 15.734 4.43361875 0 1 0 1 NTSC-N 625/50 15.625 3.579545 1 0 0 0 PAL-BDGHI 625/50 15.625 4.43361875 1 1 1 0 PAL-N 1 PAL-M 525/59.94 15.734 3.57561149 0 2 1 0 PAL-NC 625/50 15.625 3.58205625 1 3 1 0 PAL-60 525/59.94 15.734 4.43361875 0 1 1 0 If the PHALT register is set to “1”, phase alternation can be reset every 8 field so that phase alternation keeps same phase every 8 field. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
