CIRCC datasheet(56/70 Pages) SMSC

56 / 70 page

BUS INTERFACE I/O

The Bus Interface I/O block contains a 32-byte

FIFO, DMA/Interrupt logic, and multiplexers to

control access to the FIFO and the ISA Bus

(Figure 21).

The Databus Multiplexer provides exclusive ISA

Bus access to either the 16C550A UART or the

CIrCC SCE depending on the state of Block

Control bits. Disabled blocks are disconnected

from the ISA Bus.

FIGURE 21 - BUS INTERFACE I/O BLOCK

FIFO MULTIPLEXER

SCE FIFO Access

The FIFO Multiplexer controls the configuration

of the SCE FIFO in the Bus Interface I/O Block.

This configuration can be inferred from the state

of the SCE Modes bits in Line Control Register

When

the

transmit/receive

modes

are

disabled, or the transmit mode is enabled, the

FIFO is configured for transmit, otherwise, the

FIFO is configured for receive.

The signal

Transmit in Figure 21, above, can be satisfied by

the inverse of the SCE Modes msb; e.g., nD7.

HOST FIFO Access

The host always has read access to the FIFO,

regardless of the state of the SCE Modes bits, or

the Loopback bit. The host has write access to

the FIFO when the Loopback bit is inactive and

the transmit/receive modes are disabled or the

Transmit mode is enabled.

32-BYTE SCE FIFO

FIFO Timing & Controls

The FIFO requires interleaved access timing to

allow simultaneous FIFO data reads and data

FIFO

Multiplexer

32-byte

FIFO

Transmit

Loopback

SCE

Databus Multiplexer

16550A UART

ISA Bus

Loopback

Transmit

Function

FIFO In to SCE Rx

FIFO Out to Host Bus

FIFO In to Host Bus

FIFO Out to SCE Tx

FIFO In to SCE Rx

FIFO Out to SCE Tx

I/O & Interrupt

Control

CIRCC Datasheet(PDF) 56 Page - SMSC Corporation

CIRCC Datasheet(HTML) 56 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Datasheet Download

Link URL