Electronic Components Datasheet Search
  English  ▼

X  

33742 Datasheet(PDF) 46 Page - Freescale Semiconductor, Inc

Part # 33742
Description  System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33742 Datasheet(HTML) 46 Page - Freescale Semiconductor, Inc

Back Button 33742 Datasheet HTML 42Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 43Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 44Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 45Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 46Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 47Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 48Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 49Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 50Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 65 page
background image
Analog Integrated Circuit Device Data
46
Freescale Semiconductor
33742
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
WAKE-UP REGISTER (WUR)
Tables 27 through 29 contain the Wake-Up Register information. Local wake-up inputs L0:L3 can be used in both Normal and
Standby modes as port expander, as well as for waking up the SBC from Sleep or Stop modes (Table 27).
Wake-up inputs can be configured by pair. L0 and L1 can
be configured together, and L1 and L2, and L2 and L3 can be
configured together (Table 28).
Table 25. HSON Control Bits
Logic
HS State
0
HS OFF, in Normal and Standby modes.
1
HS ON, in Normal and Standby modes. (57).
Notes
57.
When HS is turned OFF due to an overtemperature condition, it can be turned ON again by setting the appropriate control bit to 1. Error
bits are latched in the IOR register.
Table 26. Input/Output Register Status Bits
Name
Logic
Description
V2LOW
0
V2LTH > 4.0 V.
1
V2LTH < 4.0 V.
HSOT
0
No HS overtemperature.
1
HS overtemperature.
VSUPLOW
0
VBF(EW) > 5.8 V.
1
VBF(EW) < 5.8 V.
DEBUG
0
SBC not in Debug mode.
1
SBC accepts command to go to Debug modes (no Watchdog).
Table 27. Wake-Up Register
WUR
R/W
D3
D2
D1
D0
$100b
W
LCTR3
LCTR2
LCTR1
LCTR0
R
L3WU
L2WU
L1WU
L0WU
Reset Value
–
0
0
0
0
Reset Condition (Write) (58)
–
POR, NR2R, N2R, STB2R, STO2R
Notes
58.
See Table 13, page 42, for definitions of reset conditions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com