Electronic Components Datasheet Search
  English  ▼

X  

33742 Datasheet(PDF) 19 Page - Freescale Semiconductor, Inc

Part # 33742
Description  System Basis Chip (SBC) with Enhanced High-Speed CAN Transceiver
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33742 Datasheet(HTML) 19 Page - Freescale Semiconductor, Inc

Back Button 33742 Datasheet HTML 15Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 16Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 17Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 18Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 19Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 20Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 21Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 22Page - Freescale Semiconductor, Inc 33742 Datasheet HTML 23Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 65 page
background image
Analog Integrated Circuit Device Data
Freescale Semiconductor
19
33742
ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
STATE MACHINE TIMING (CS, SCLK, MOSI, MISO, WDOG, INT) (CONTINUED)
Delay Between SPI and CAN Normal Mode (33)
Normal Mode (34)
tS-CAN_N
—
—
10
µs
Delay Between SPI and CAN Sleep Mode (33)
Normal Mode (34)
tS-CAN_S
—
—
10
µs
Delay Between CS Wake-Up (CS LOW to HIGH) and Device in Normal
Request Mode (VDD ON and RST HIGH)
Stop Mode
tW-CS
15
40
90
µs
Delay Between CS Wake-Up (CS LOW to HIGH) and First Accepted SPI
Command
Device in Stop Mode After Wake-Up
tW-SPI
90
—
N/A
µs
Delay Between INT Pulse and First SPI Command Accepted
Device in Stop Mode After Wake-Up
tS-1STSPI
20
—
N/A
µs
Delay Between Two SPI Messages Addressing the Same Register
t2SPI
25
—
—
µs
OUTPUT PIN (VDD)
Reset Delay Time
Measured at 50% of Reset Signal
tD
4.0
—
30
µs
IDD Overcurrent to Wake-Up Deglitcher Time (34)
tIDD-DGLT
40
55
75
µs
OUTPUT PIN
(RST)
Reset Duration After VDD HIGH
33742
33742S
tRSTDUR
tRSTDURS
12
3.0
15
3.5
18
4.0
ms
INPUT PINS (L0, L1, L2, AND L3)
Wake-Up Filter Time
tWUF
8.0
20
38
µs
Notes
33.
Delay starts at falling edge of clock cycle #8 of the SPI command and start of “Turn ON” or “Turn OFF” of HS or V2.
34.
Guaranteed by design; it is not production tested.
Table 6. Dynamic Electrical Characteristics (continued)
Characteristics noted under conditions 4.75 V
≤ V2 ≤ 5.25 V, 5.5 V ≤ VSUP ≤ 18 V, and -40°C ≤ TA ≤ 125°C. Typical values
noted reflect the approximate parameter mean at TA = 25°C under nominal conditions unless otherwise noted.
Characteristic
Symbol
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com