Electronic Components Datasheet Search
  English  ▼

X  

ADATE207 Datasheet(PDF) 23 Page - Analog Devices

Part # ADATE207
Description  Quad Pin Timing Formatter
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADATE207 Datasheet(HTML) 23 Page - Analog Devices

Back Button ADATE207 Datasheet HTML 19Page - Analog Devices ADATE207 Datasheet HTML 20Page - Analog Devices ADATE207 Datasheet HTML 21Page - Analog Devices ADATE207 Datasheet HTML 22Page - Analog Devices ADATE207 Datasheet HTML 23Page - Analog Devices ADATE207 Datasheet HTML 24Page - Analog Devices ADATE207 Datasheet HTML 25Page - Analog Devices ADATE207 Datasheet HTML 26Page - Analog Devices ADATE207 Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 36 page
background image
ADATE207
Rev. 0 | Page 23 of 36
Name:
Fail Counter High
Address:
0x02
Type:
Read/Write
Table 16. Fail Counter High
Position
Description
Reset State
Bits[15:00]
Fail Counter Data High. This field contains the 16 MSBs of the fail counter. See Table 15, the fail
counter low register, for more information.
0x0000
Name:
Static Configuration
Address:
0x03
Type:
Read/Write
Table 17. Static Configuration
Position
Description
Reset State
Bits[15:04]
Not Used.
0x000
Bit 03
Ch_Data_Low.
0
A high with edges disabled produces a low level output from the drive data (DR_DATA) signal
regardless of pattern data.
Pulsing this bit allows the data to be preset to a low level output prior to bursting a pattern.
Control of the drive data is pattern data dependent when a pattern is burst.
If both Data_High and Data_Low are high, the data is indeterminate.
Bit 02
Ch_Data_High.
0
A high with edges disabled produces a high level output from the drive data (DR_DATA) signal
regardless of pattern data
Pulsing this bit allows the data to be preset to a high level output prior to bursting a pattern.
Control of the drive data is pattern data dependent when a pattern is burst.
Bit 01
Ch_Driver_Off.
0
A high with edges disabled produces a low level output from the drive enable (DR_EN) signal,
tristating the driver regardless of pattern data.
Pulsing this bit allows the driver to tristate prior to bursting a pattern.
Control of the driver is pattern data dependent when a pattern is burst.
If both Driver_On and Driver_Off are high, the drive enable signal (DR_EN) is indeterminate.
Bit 00
Ch_Driver_On.
0
A high with edges disabled produces high level output from the drive enable (DR_EN) signal,
enabling the driver regardless of pattern data.
Pulsing this bit enables the driver prior to bursting a pattern.
Control of the driver is pattern data dependent when a pattern is burst.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com